US 8,792,257 B2Grant
Power converter with reduced power dissipation
Issue Date:2014-07-29
•20 Claims
•5 Drawing Sheets
Abstract
A power converter with reduced power dissipation at light loads and method of operating the same. In one embodiment, the power converter includes an opto-isolator circuit configured to produce an output signal dependent on an output characteristic of the power converter. The power converter also includes a controller configured to control the output characteristic to a first regulated value when the output signal is greater than or equal to a threshold level, and control the output characteristic to a second regulated value less than the first regulated value when the output signal is less than the threshold level.
Metadata
Assignee
- Power Systems Technologies, Ltd.
Inventor
- Ralf Schröder genannt Berghegger
Application Information
Application Number:US 13/071,705
Filing Date:2011-03-25
Priority Date:2011-03-25
Art Unit:2838
Classifications
IPC:
H02M3/335
Field of Search:
H02M 3/33507
Patent Drawings (5 sheets)
Description
Technical Field
[0001] The present invention is directed, in general, to power electronics and, more specifically, to a power converter with reduced power dissipation at light loads.
Background
[0002] A switched-mode power converter (also referred to as a “power converter”) is a power supply or power processing circuit that converts an input voltage waveform into a specified output voltage waveform. DC-DC power converters convert a direct current (“dc”) input voltage into a dc output voltage. Controllers associated with the power converters manage an operation thereof by controlling conduction periods of power switches employed therein. Generally, the controllers are coupled between an input and output of the power converter in a feedback loop configuration (also referred to as a “control loop” or “closed control loop”).
[0003] Typically, the controller measures an output characteristic (e.g., an output voltage, an output current, or a combination of an output voltage and an output current) of the power converter, and based thereon modifies a duty cycle of a power switch of the power converter. The duty cycle “D” is a ratio represented by a conduction period of a power switch to a switching period thereof. Thus, if a power switch conducts for half of the switching period, the duty cycle for the power switch would be 0.5 (or 50 percent). Additionally, as the voltage or the current for systems, such as a microprocessor powered by the power converter, dynamically change (e.g., as a computational load on the microprocessor changes), the controller should be configured to dynamically increase or decrease the duty cycle of the power switches therein to maintain an output characteristic such as an output voltage at a desired value.
[0004] Power converters designed to operate at low power levels typically employ a flyback power train topology to achieve low manufacturing cost. A power converter with a low power rating designed to convert ac mains voltage to a regulated dc output voltage to power an electronic load such as a printer, modem, or personal computer is generally referred to as a “power adapter” or an “ac adapter.”
[0005] Power conversion efficiency for power adapters has become a significant marketing criterion, particularly since the publication of recent U.S. Energy Star specifications that require a power conversion efficiency of power adapters for personal computers to be at least 50 percent at very low levels of output power. The “One Watt Initiative” of the International Energy Agency is another energy saving initiative to reduce appliance standby power to one watt or less. These efficiency requirements at very low output power levels were established in view of the typical load presented by a printer in an idle or sleep mode, which is an operational state for a large fraction of the time for such devices in a home or office environment. A challenge for a power adapter designer is to provide a high level of power conversion efficiency (i.e., a low level of power adapter dissipation) over a wide range of output power.
[0006] Numerous strategies have been developed to reduce manufacturing costs and increase power conversion efficiency of power adapters over a wide range of output power levels, including the incorporation of a burst operating mode at very low output power levels. Other strategies include employing an energy-recovery snubber circuit or a custom integrated controller, and a carefully tailored specification. Each of these approaches, however, provides a cost or efficiency limitation that often fails to distinguish a particular vendor in the marketplace. Thus, despite continued size and cost reductions of components associated with power conversion, no satisfactory strategy has emerged to reduce power converter dissipation at low load currents.
[0007] Accordingly, what is needed in the art is a circuit and related method for a power converter that enables a further reduction in manufacturing cost while reducing power converter power dissipation, particularly at low load currents, that does not compromise end-product performance, and that can be advantageously adapted to high-volume manufacturing techniques for power adapters and other power supplies employing the same.
Summary of the Invention
[0008] These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by advantageous embodiments of the present invention, including a power converter with reduced power dissipation at light loads and method of operating the same. In one embodiment, the power converter includes an opto-isolator circuit configured to produce an output signal dependent on an output characteristic of the power converter. The power converter also includes a controller configured to control the output characteristic to a first regulated value when the output signal is greater than or equal to a threshold level, and control the output characteristic to a second regulated value less than the first regulated value when the output signal is less than the threshold level.
[0009] The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
Brief Description of the Drawings
[0010] For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
[0011] FIGS. 1 and 2 illustrate diagrams of embodiments of a power adapter including a power converter constructed according to the principles of the present;
[0012] FIG. 3 illustrates a graphical representation of an exemplary output signal Iopto from an opto-isolator circuit verses an output characteristic according to the principles of the present invention; and
[0013] FIG. 4 illustrates a schematic diagram of an embodiment of a power adapter including a power converter constructed according to the principles of the present invention.
[0014] Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated, and may not be redescribed in the interest of brevity after the first instance. The FIGUREs are drawn to illustrate the relevant aspects of exemplary embodiments.
Detailed Description of Illustrative Embodiments
[0015] The making and using of the present exemplary embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
[0016] The present invention will be described with respect to exemplary embodiments in a specific context, namely, a power adapter including a power converter operable at low load currents with reduced power dissipation. While the principles of the present invention will be described in the environment of a power converter, any application that may benefit from operation at low load with reduced power dissipation including a power amplifier or a motor controller is well within the broad scope of the present invention.
[0017] Turning now to FIG. 1 , illustrated is a schematic diagram of an embodiment of a power adapter including a power converter constructed according to the principles of the present invention. The power adapter is configured to convert ac mains voltage to a regulated dc output voltage Vout. A power train (e.g., a flyback power train) of the power converter (also referred to as a “flyback power converter”) includes a power switch Qmain coupled to a source of electrical power (e.g., an ac mains 110) via an electromagnetic interference (“EMI”) filter 120, and an input filter capacitor Cin to provide a substantially filtered dc input voltage Vin to a magnetic device (e.g., an isolating transformer or transformer T1). Although the EMI filter 120 illustrated in FIG. 1 is positioned between the ac mains 110 and a bridge rectifier 130, the EMI filter 120 may contain filtering components positioned between the rectifier 130 and a transformer T1. The transformer T1 has primary winding Np and secondary winding Ns with a turns ratio that is selected to provide the output voltage Vout with consideration of a resulting duty cycle and stress on power train components.
[0018] The power switch Qmain (e.g., an n-channel field-effect transistor) is controlled by a controller (e.g., a pulse-width modulator (“PWM”) controller 140) that controls the power switch Qmain to be conducting for a duty cycle. The power switch Qmain conducts in response to gate drive signal VG produced by the controller 140 with a switching frequency (often designated as “fs”). The duty cycle is controlled (e.g., adjusted) by the controller 140 to regulate an output characteristic of the power converter such as an output voltage Vout, an output current Iout, or a combination thereof. A feedback path (a portion of which is identified as 150) enables the controller 140 to control the duty cycle to regulate the output characteristic of the power converter. A circuit isolation element, opto-isolator 180, is employed in the feedback path 150 to maintain input-output isolation of the power converter. The ac voltage or alternating voltage appearing on the secondary winding Ns of the transformer T1 is rectified by an auxiliary power switch (e.g., diode D1 or, alternatively, by a synchronous rectifier, not shown), and the dc component of the resulting waveform is coupled to the output through the low-pass output filter including an output filter capacitor Cout to produce the output voltage Vout. The transformer T1 is also formed with a third winding (e.g., a bias winding) Nbias that may be employed to produce an internal bias voltage for the controller 140 employing circuit design techniques well known in the art. The internal bias voltage produced by the third winding Nbias is a more efficient process than an internal bias voltage produced by a bias startup circuit or startup circuit that typically employs a resistor with a high resistance coupled to the filtered dc input voltage Vin to bleed a small, bias startup current therefrom.
[0019] During a first portion of the duty cycle, a current Ipri (e.g., an inductor current) flowing through the primary winding Np of the transformer T1 increases as current flows from the input through the power switch Qmain. During a complementary portion of the duty cycle (generally co-existent with a complementary duty cycle 1-D of the power switch Qmain), the power switch Qmain is transitioned to a non-conducting state. Residual magnetic energy stored in the transformer T1 causes conduction of a current Isec through the diode D1 when the power switch Qmain is off. The diode D1, which is coupled to the output filter capacitor Cout, provides a path to maintain continuity of a magnetizing current of the transformer T1. During the complementary portion of the duty cycle, the magnetizing current flowing through the secondary winding Ns of the transformer T1 decreases. In general, the duty cycle of the power switch Qmain may be controlled (e.g., adjusted) to maintain a regulation of or regulate the output voltage Vout of the power converter.
[0020] In order to regulate the output voltage Vout, a value or a scaled value of the output voltage Vout is typically compared with a reference voltage using an error amplifier (e.g., in output voltage controller 160) to control the duty cycle. The error amplifier in the output voltage controller 160 controls a current in a light-emitting diode (“LED”) of the opto-isolator 180 (similar to output voltage controller 260 as described hereinbelow with reference to FIG. 2 ). The controller 140 converts a resulting current produced in a transistor of the opto-isolator 180 to control the duty cycle. This forms a negative feedback arrangement to regulate the output voltage Vout to a (scaled) value of the reference voltage. A larger duty cycle implies that the power switch Qmain is closed for a longer fraction of the switching period of the power converter. Thus, the power converter is operable with a switching cycle wherein an input voltage Vin is coupled to the transformer T1 for a fraction of a switching period by the power switch Qmain controlled by controller 140.
[0021] Turning now to FIG. 2 , illustrated is a block diagram of an embodiment of a power adapter including a power converter constructed according to the principles of the present invention. The power converter is advantageously formed to draw very low power from an input voltage source at very low output current. For instance, the power converter formed with the architecture illustrated in FIG. 2 can potentially draw one milliwatt or less when its load is substantially disabled.
[0022] The power converter is coupled to a rectifier and input filter 210 that are coupled to ac mains 110 to provide a substantially filtered dc input voltage Vin. A controller 230 controls a switching action for a power switch coupled to transformer (such as power switch Qmain and transformer T1 illustrated in FIG. 1 but not shown in FIG. 2 ) of a power train 240 to control an output characteristic of the power converter such as its dc output voltage Vout.
[0023] Initially, the controller 230 is in a nonoperational state during a startup interval due to absence of an internal bias voltage. A bias voltage startup circuit or startup circuit 220 is coupled to the dc input voltage Vin to produce a startup bias voltage on lead 282 during the startup interval, which is sufficient to initiate operation of the controller 230. Once the controller 230 has initiated its operation, which includes starting a switching action of at least one power switch, the controller 230 is able to efficiently produce its own internal bias voltage from an ac voltage produced across a transformer winding, such as transformer winding Nbias, illustrated in FIG. 1 , of the transformer. This action is signaled to the bias voltage startup circuit 220 to disable production of the startup bias voltage, which is an inefficient process to produce a bias voltage, and thereby terminate the startup interval. Alternatively, initiation of operation of the controller 230 can be signaled on lead 280 to the bias voltage startup circuit 220 to terminate operation of the bias voltage startup circuit 220 by a voltage produced in the power train 240 in accordance with a transformer winding. A rectifier and output filter circuit as part of the power trains 240 is coupled to the transformer to produce the dc output voltage Vout.
[0024] An opto-isolator circuit 290 coupled to the dc output voltage Vout (an output characteristic of the power converter) produces an output signal 281 in accordance with an output voltage controller 260 and an opto-isolator 270. Preferably, the output voltage controller 260 senses the dc output voltage Vout with an error-amplifier to produce an output voltage error signal 261 that is coupled to opto-isolator 270. In the error amplifier, the resulting output voltage error signal 261 is produced with an inverted sense of the output characteristic. For example, if the dc output voltage Vout exceeds a desired regulated value (a first regulated value), the output signal 281 from the opto-isolator 270 will have a low value. Correspondingly, if the dc output voltage Vout is less than the desired regulated value, the output signal 281 from the opto-isolator 270 will have a high value.
[0025] The output signal 281 from the opto-isolator 270 is coupled to the bias voltage startup circuit 220 and to the controller 230. The controller 230 uses the output signal 281 to control the dc output voltage Vout to the first, desired regulated value, such as five volts, when the output signal 281 from the opto-isolator 270 is greater than or equal to a threshold level, such as one microampere and to control the dc output voltage Vout to a second regulated value less than the first, desired regulated value, such as 2.5 volts, when the output signal 281 from the opto-isolator 270 is less than the threshold level. The second regulated value is a level sufficient for opto-isolator circuit 290 to be powered by the output characteristic such as the dc output voltage Vout. In an embodiment, the second regulated value is one-half the first regulated value, but other values for the second regulated value are contemplated within the broad scope of the present invention.
[0026] The controller 230 is configured to control the output characteristic such as the dc output voltage Vout to the second regulated value by sensing a voltage of a winding of a transformer, such as the transformer T1 illustrated in FIG. 1 , which avoids the need for the opto-isolator circuit 290 to be operational at low values of the output characteristic. The voltage of the winding of the transformer can be sensed with a diode and a resistor-capacitor network acting as a low-pass filter coupled to the winding. Recall that the controller 230 terminates operation of bias voltage startup circuit 220 when a switching action for the power switch coupled to the transformer commences. The operation of the bias voltage startup circuit 220 is reinitiated when the output signal 281 from the opto-isolator circuit 290 is larger than a threshold value, which occurs when the output voltage is less then the first regulated value. This happens when the supply voltage of the controller 230 has dropped below a predetermined supply voltage such as its minimum supply voltage, which can happen when the switching frequency is very low. Otherwise, the bias voltage startup circuit 220 stays in an off state.
[0027] The operation of the bias voltage startup circuit 220 is reinitiated after an optional delay period, such as ten milliseconds, when the switching action for the switch terminates. The controller 230 may be operational without the delay period if the bias voltage startup circuit 220 is activated at power on and the supply voltage of the controller 230 does not drop below a predetermined supply voltage such as its minimum supply voltage when the switching frequency is lowest. Operation of the bias voltage startup circuit 220 spans the startup interval.
[0028] The controller 230 can be configured to disable a switching frequency of the power converter dependent on the output characteristic such as the dc output voltage Vout or another output characteristic of the power converter such as an output current. For example, the controller 230 can disable the switching frequency if a duty cycle therein is less than a duty cycle threshold and/or the output characteristic such as the dc output voltage Vout exceeds the first, desired regulated value. The operation of the controller 230 can be turned off when the switching frequency of the power converter is disabled.
[0029] The operation of the power converter illustrated in FIG. 2 can be explained further as follows. The bias voltage startup circuit 220 starts the controller 230. After startup, such as when sufficient bias voltage has been produced by the bias voltage startup circuit 220, the controller 230 terminates the bias voltage startup circuit 220 to reduce power loss. At no load, the off time of the controller 230 is essentially so long that it goes into lockout. It stays unpowered until the dc output voltage Vout falls lower than the desired, first regulated value of the output voltage controller 260 to avoid power loss. If the output signal 281 from the opto-isolator circuit 290 rises above a threshold level, the bias voltage startup circuit 220 is reinitiated (i.e., the startup interval is reinitiated). Thus, a minimal current produced by the opto-isolator circuit 290 reactivates the bias voltage startup circuit 220. The controller 230 is started again and a small amount of power is transferred to the secondary side of the power trains 240. Due to this action, the dc output voltage Vout rises slightly above the desired first regulated value, and the controller 230 at low output current again goes into lockout.
[0030] Turning now to FIG. 3 , illustrated is a graphical representation of an exemplary output signal Iopto (in milliamperes) from an opto-isolator circuit verses an output characteristic (e.g., an output voltage Vout in volts) according to the principles of the present invention.
[0031] FIG. 3 illustrates a first regulated value (e.g., five volts) 304 of the output voltage Vout and a second regulated value (e.g., 2.5 volts) 303 of the output voltage Vout that is one-half of the first regulated value 304. As shown in FIG. 3 , when the output voltage Vout is greater than a lower output voltage operational limit 301, the opto-isolator circuit produces an output signal Iopto with an inverted sense around a desired, regulated output voltage of five volts, saturating at a maximum opto-isolator value Iopto_max at the lower output voltages. Below the lower output voltage operational limit 301, the opto-isolator circuit is not operational because it derives its bias voltage from the output voltage Vout, and accordingly the opto-isolator circuit produces essentially a zero output signal Iopto.
[0032] When the output signal Iopto from the opto-isolator circuit is less than a low threshold level 302, the controller is thereby signaled that there is essentially no output voltage Vout, and proceeds to regulate the output voltage to the second regulated value 303 by sensing a transformer winding of a transformer to enable the opto-isolator circuit to be operational again. Thus, the first regulated value 304 of the output voltage Vout is active in a region 320, and the second regulated value 303 of the output voltage Vout is active in regions 310, 330.
[0033] Turning now to FIG. 4 , illustrated is a schematic diagram of an embodiment of a power adapter including a power converter constructed according to the principles of the present invention. The power adapter includes a rectifier and input filter 410 constructed with diode bridge D1, filter capacitors C1 and C2, and filter inductor L1 to produce a filtered dc input voltage Vin for the power converter. A resistor R1 is included to provide an in-rush current limiting function when the power converter is initially coupled to an input voltage source such as an ac mains.
[0034] A bias voltage startup circuit or startup circuit 420 is constructed with the series-circuit arrangement of resistors R6, R7, R8 that are coupled to the dc side of the diode bridge D1 to provide a small trickle-charge current to charge bias voltage filter capacitor C11. The three resistors R6, R7, R8 are included in the circuit to accommodate a high dc input voltage as well as power dissipation in this portion of the circuit. When the bias voltage startup circuit 420 is disabled, a switch T2 is turned off to disable current flow through the series-circuit arrangement of the resistors R6, R7, R8. During normal switching action of the power converter, the bias voltage filter capacitor C11 is charged through a diode D2 and a resistor R18 that are coupled to a winding W1 of a transformer in a power train 440. The bias voltage startup circuit 420 is coupled to the filtered dc input voltage Vin to produce a startup bias voltage on lead 425 during a startup interval, which is sufficient to initiate operation of a controller 430 (similar to lead 282 in FIG. 2 ).
[0035] A controller 430 includes an integrated circuit IC1 that produces a pulse-width modulated signal at the integrated circuit IC1 terminal “G” to control the base of a switch T1. The collector of the switch T1 is coupled to a primary winding P1 of a transformer in the power train 440 to produce a switching action for the power converter. The power train 440 includes a diode D3, a capacitor C3, a resistor R10, and a resistor R9 to absorb spikes and ringing produced across the primary winding P1 of the transformer when the switch T1 is turned off. The secondary windings S1, S2 of the transformer are coupled in series in a flyback circuit topology to rectifier and output filter of the power train 440. A diode D100 provides the primary rectification function for the output voltage Vout. Capacitors C101, C102, C103, C104 and resistor R100 provide filtering for the output voltage Vout. The initiation of operation of the controller 430 can be signaled on lead 435 to the bias voltage startup circuit 420 to terminate operation of the bias voltage startup circuit 420 by a voltage produced in a power train 440 in accordance with a transformer winding (similar to lead 280 in FIG. 2 ).
[0036] An opto-isolator circuit includes an output voltage controller 460 including an integrated circuit IC3 that senses the output voltage Vout of the power converter at integrated circuit IC3 pin 6 and produces an error voltage control signal at integrated circuit IC3 pin 1 that is coupled to an opto-isolator 470 through resistor R105. A resistor R106 and capacitor C107 in conjunction with the resistor R105 provide pole-zero compensation for an output signal (a feedback signal) 485 produced by an opto-isolator 470 of the opto-isolator circuit (similar to output signal 281 of FIG. 2 ). The determination of the location of poles and zeros in a feedback circuit is well known in the art and will not be repeated here in the interest of brevity.
[0037] The opto-isolator 470 produces a current at its output signal 485 that becomes a feedback voltage as this current is conducted through a resistor R4. The current is coupled through a resistor R13 to the controller 420. The current in the opto-isolator 470 also goes through a voltage divider formed with resistors R12, R19, which causes an offset to the feedback voltage. The resulting feedback voltage enables the controller 430 (in accordance with the output voltage controller 460) to regulate the duty cycle for the switch T1 to control the output voltage Vout of the power converter. A capacitor C13 typically has very small capacitance. The capacitor C13 is included for EMI-management purposes, and it has almost no effect on the control loop.
[0038] The controller 430 senses the voltage at its pin U to control the output voltage Vout. When the voltage at pin U is lower than a reference voltage it switches with a high (e.g., maximum) duty cycle. When the voltage at pin U is above the reference voltage, the switch T1 is switched off until the voltage at pin U drops below the reference voltage. The voltage divider formed with resistors R12, R19 in the controller 430 is proportioned for the second regulated value. Thus, the voltage is controlled to the second regulated value when there is no current in the opto-isolator 470. When there is a current in the opto-isolator 470, this pulls down the voltage level at pin U so that the output voltage Vout rises until the voltage at pin U is at reference level.
[0039] Therefore, the first regulated value can be controlled by the output voltage controller 460 by increasing and decreasing the current in the opto-isolator 470. If the output voltage Vout gets above the first regulated value, then the opto-isolator 470 current becomes zero. Then the voltage at pin U is much higher than the reference voltage because the capacitor C5 is charged to the voltage corresponding to the first regulated value, while the voltage divider (R19, R12) is set to the second regulated value. That causes a very long off time because the capacitor C5 is discharged to the voltage corresponding to the second regulated value before the switch T1 is switched on again (unless there is again current in the opto-isolator 470). During this time, the capacitor C11 is discharged so that the supply voltage of the integrated circuit IC1 drops below a level such as the minimum required supply voltage and the integrated circuit IC1 is switched off. The integrated circuit IC1 stays off until the bias voltage startup circuit 420 is activated either by current in the opto-isolator 470 or due to very low voltage at the capacitor C5 (i.e., lower than the threshold voltage of the switch T3). The diode-and-resistor-capacitor network D5, R12, R19, R21, C5, C6, C10 senses a voltage of a winding of the transformer to allow the controller 430 to control the output voltage Vout to the second (lower) regulated value.
[0040] In Table I below, representative values are listed for the circuit elements illustrated in FIG. 4 .
[0041]
| TABLE I | ||||||||
|---|---|---|---|---|---|---|---|---|
| C2 | 10 | μF | R3 | 150 | kΩ | R24 | 10 | MΩ |
| C3 | 150 | pF | R4 | 2 | MΩ | R100 | 0.1 | Ω |
| C5 | 100 | nF | R5 | 3.48 | MΩ | R102 | 392 | kΩ |
| C6 | 47 | pF | R6 | 8.25 | kΩ | R103 | 1 | MΩ |
| C7 | 100 | pF | R7 | 8.25 | kΩ | R104 | 1 | MΩ |
| C8 | 4.7 | pF | R8 | 8.25 | kΩ | R105 | 20 | kΩ |
| C9 | 47 | pF | R11 | 3 | MΩ | R106 | 274 | Ω |
| C10 | 27 | pF | R12 | 1.18 | MΩ | IC1 | MC4LTE | |
| C11 | 100 | nF | R13 | 619 | kΩ | IC2 | HCNW136 | |
| C13 | 4.7 | pF | R14 | 698 | kΩ | IC3 | LPV511 | |
| C100 | 100 | pF | R15 | 10 | kΩ | L1 | 680 | μH |
| C101 | 220 | μF | R16 | 4.7 | Ω | T1 | TS13003BCT | |
| C102 | 220 | μF | R17 | 5.62 | Ω | T2 | BSS126 | |
| C103 | 220 | μF | R18 | 10 | Ω | T3 | BS170 | |
| C104 | 100 | nF | R19 | 4.99 | MΩ | T4 | BC847G-B | |
| C106 | 100 | nF | R20 | 10 | MΩ | T5 | BC847G-B | |
| C107 | 22 | nF | R21 | 47.5 | Ω | R2 | 2.49 | Ω |
| C108 | 0 | pF | R22 | 6.19 | MΩ | C4 | 0 | pF |
| (optional) | (optional) | |||||||
[0042] A flyback power converter with a power output rating of 5 watts was constructed as described previously hereinabove with no-load power dissipations as listed below in Table II.
[0043]
The input power shown in the table above declines slowly over time due to the decreasing leakage current of the primary bulk capacitors. These are aluminum-electrolytic capacitors which cause a significant part of the total power loss at no load due to their leakage current, which significantly decreases when the capacitors are charged to a constant voltage for some time.
| TABLE II | ||
|---|---|---|
| Measurement time after | ||
| startup, minutes | AC Input Voltage, volts | Input Power, mW |
| 30 | 115 | 0.6 |
| 30 | 230 | 1.6 |
| 90 | 230 | 1.2 |
| 240 | 230 | 1.1 |
The input power shown in the table above declines slowly over time due to the decreasing leakage current of the primary bulk capacitors. These are aluminum-electrolytic capacitors which cause a significant part of the total power loss at no load due to their leakage current, which significantly decreases when the capacitors are charged to a constant voltage for some time.
[0044] Thus, a power converter with reduced power dissipation at light loads and method of operating the same has been introduced herein. In one embodiment, the power converter includes an opto-isolator circuit configured to produce an output signal dependent on an output characteristic of the power converter. The power converter also includes a controller configured to control the output characteristic to a first regulated value when the output signal is greater than or equal to a threshold level, and to control the output characteristic to a second regulated value less than the first regulated value when the output signal is less than the threshold level.
[0045] Those skilled in the art should understand that the previously described embodiments of a switched-capacitor power converter and related methods of operating the same are submitted for illustrative purposes only. While the principles of the present invention have been described in the environment of a power converter, these principles may also be applied to other systems such as, without limitation, a power amplifier or a motor controller. For a better understanding of power converters, see “Modern DC-to-DC Power Switch-mode Power Converter Circuits,” by Rudolph P. Severns and Gordon Bloom, Van Nostrand Reinhold Company, New York, N.Y. (1985) and “Principles of Power Electronics,” by J. G. Kassakian, M. F. Schlecht and G. C. Verghese, Addison-Wesley (1991).
[0046] Also, although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.
[0047] Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims
What is claimed is:
1. A power converter, comprising:
an opto-isolator circuit configured to produce an output signal dependent on an output characteristic of said power converter; and
a controller configured to:
control said output characteristic to a first regulated value when said output signal is greater than or equal to a threshold level, and
control said output characteristic to a second regulated value less than said first regulated value when said output signal is less than said threshold level.
2. The power converter as recited in claim 1 wherein said second regulated value comprises a level sufficient for said output characteristic to power said opto-isolator circuit.
3. The power converter as recited in claim 1 wherein said controller is configured to control said output characteristic to said second regulated value in accordance with a voltage of a winding of a transformer.
4. The power converter as recited in claim 3 wherein said voltage of said winding of said transformer is sensed with a diode and resistor-capacitor network.
5. The power converter as recited in claim 1 further comprising a startup circuit configured to power said controller to initiate a switching action for a switch during a startup interval, said controller configured to terminate an operation of said startup circuit after said switching action for said switch commences.
6. The power converter as recited in claim 5 wherein said operation of said startup circuit is configured to be reinitiated after a delay period when said switching action for said switch terminates.
7. The power converter as recited in claim 5 wherein said operation of said startup circuit is configured to be reinitiated in accordance with said output signal from said opto-isolator circuit.
8. The power converter as recited in claim 1 wherein said output signal is an inverted sense of said output characteristic.
9. The power converter as recited in claim 1 wherein said controller is configured to disable a switching frequency of said power converter dependent on said output characteristic or another output characteristic of said power converter.
10. The power converter as recited in claim 9 wherein said controller is turned off when said switching frequency of said power converter is disabled.
11. A method, comprising:
producing an output signal from an opto-isolator circuit dependent on an output characteristic of a power converter;
controlling said output characteristic to a first regulated value when said output signal is greater than or equal to a threshold level, and
controlling said output characteristic to a second regulated value less than said first regulated value when said output signal is less than said threshold level.
12. The method as recited in claim 11 wherein said second regulated value comprises a level sufficient for said output characteristic to power a circuit for producing said output signal.
13. The method as recited in claim 11 wherein controlling said output characteristic to said second regulated value is performed in accordance with a voltage of a winding of a transformer.
14. The method as recited in claim 13 wherein said voltage of said winding of said transformer is sensed with a diode and resistor-capacitor network.
15. The method as recited in claim 11 further comprising powering a start up circuit for an initiation of a switching action for a switch during a startup interval, and terminating an operation of said startup circuit after said switching action for said switch commences.
16. The method as recited in claim 15 further comprising reinitiating said operation of said startup circuit after a delay period when said switching action for said switch terminates.
17. The method as recited in claim 15 further comprising reinitiating said operation of said startup circuit in accordance with said output signal from said opto-isolator circuit.
18. The method as recited in claim 11 wherein said output signal is an inverted sense of said output characteristic.
19. The method as recited in claim 11 further comprising disabling a switching frequency of said power converter dependent on said output characteristic or another output characteristic of said power converter.
20. The method as recited in claim 19 wherein said method is disabled when said switching frequency of said power converter is disabled.
Patent Citations (458)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US1376978(A) | 1921-05-01 | Stoekle | Applicant |
| US2473662(A) | 1949-06-01 | Pohm | Applicant |
| US3007060(A) | 1961-10-01 | Guenther | Applicant |
| US3346798(A) | 1967-10-01 | Dinger | Applicant |
| US3358210(A) | 1967-12-01 | Grossoehme | Applicant |
| US3433998(A) | 1969-03-01 | Woelber | Applicant |
| US3484562(A) | 1969-12-01 | Kronfeld | Applicant |
| US3553620(A) | 1971-01-01 | Cielo et al. | Applicant |
| US3622868(A) | 1971-11-01 | Todt | Applicant |
| US3681679(A) | 1972-08-01 | Chung | Applicant |
| US3708742(A) | 1973-01-01 | Gunn | Applicant |
| US3708744(A) | 1973-01-01 | Stephens et al. | Applicant |
| US4019122(A) | 1977-04-01 | Ryan | Applicant |
| US4075547(A) | 1978-02-01 | Wroblewski | Applicant |
| US4202031(A) | 1980-05-01 | Hesler et al. | Applicant |
| US4257087(A) | 1981-03-01 | Cuk | Applicant |
| US4274071(A) | 1981-06-01 | Pfarre | Applicant |
| US4327348(A) | 1982-04-01 | Hirayama | Applicant |
| US4471423(A) | 1984-09-01 | Hase | Applicant |
| US4499481(A) | 1985-02-01 | Greene | Applicant |
| US4570174(A) | 1986-02-01 | Huang et al. | Applicant |
| US4577268(A) | 1986-03-01 | Easter et al. | Applicant |
| US4581691(A) | 1986-04-01 | Hock | Applicant |
| US4613841(A) | 1986-09-01 | Roberts | Applicant |
| US4636823(A) | 1987-01-01 | Margalit et al. | Applicant |
| US4660136(A) | 1987-04-01 | Montorefano | Applicant |
| US4672245(A) | 1987-06-01 | Majumdar et al. | Applicant |
| US4770667(A) | 1988-09-01 | Evans et al. | Applicant |
| US4770668(A) | 1988-09-01 | Skoultchi et al. | Applicant |
| US4780653(A) | 1988-10-01 | Bezos et al. | Applicant |
| US4785387(A) | 1988-11-01 | Lee et al. | Applicant |
| US4799138(A) | 1989-01-01 | Chahabadi et al. | Applicant |
| US4803609(A) | 1989-02-01 | Gillett et al. | Applicant |
| US4823249(A) | 1989-04-01 | Garcia, II | Applicant |
| US4837496(A) | 1989-06-01 | Erdi | Applicant |
| US4866367(A) | 1989-09-01 | Ridley et al. | Applicant |
| US4876638(A) | 1989-10-01 | Silva et al. | Applicant |
| US4887061(A) | 1989-12-01 | Matsumura | Applicant |
| US4899271(A) | 1990-02-01 | Seiersen | Applicant |
| US4903089(A) | 1990-02-01 | Hollis et al. | Applicant |
| US4922400(A) | 1990-05-01 | Cook | Applicant |
| US4962354(A) | 1990-10-01 | Visser et al. | Applicant |
| US4964028(A) | 1990-10-01 | Spataro | Applicant |
| US4999759(A) | 1991-03-01 | Cavagnolo et al. | Applicant |
| US5003277(A) | 1991-03-01 | Sokai et al. | Applicant |
| US5014178(A) | 1991-05-01 | Balakrishnan | Applicant |
| US5027264(A) | 1991-06-01 | DeDoncker et al. | Applicant |
| US5055991(A) | 1991-10-01 | Carroll et al. | Examiner |
| US5068756(A) | 1991-11-01 | Morris et al. | Applicant |
| US5106778(A) | 1992-04-01 | Hollis et al. | Applicant |
| US5126714(A) | 1992-06-01 | Johnson | Applicant |
| US5132888(A) | 1992-07-01 | Lo et al. | Applicant |
| US5134771(A) | 1992-08-01 | Lee et al. | Applicant |
| US5172309(A) | 1992-12-01 | DeDoncker et al. | Applicant |
| US5177460(A) | 1993-01-01 | Dhyanchand et al. | Applicant |
| US5182535(A) | 1993-01-01 | Dhyanchand | Applicant |
| US5204809(A) | 1993-04-01 | Andresen | Applicant |
| US5206621(A) | 1993-04-01 | Yerman | Applicant |
| US5208739(A) | 1993-05-01 | Sturgeon | Applicant |
| US5223449(A) | 1993-06-01 | Morris et al. | Applicant |
| US5225971(A) | 1993-07-01 | Spreen | Applicant |
| US5231037(A) | 1993-07-01 | Yuan et al. | Applicant |
| US5244829(A) | 1993-09-01 | Kim | Applicant |
| US5262930(A) | 1993-11-01 | Hua et al. | Applicant |
| US5291382(A) | 1994-03-01 | Cohen | Applicant |
| US5303138(A) | 1994-04-01 | Rozman | Applicant |
| US5305191(A) | 1994-04-01 | Loftus, Jr. | Applicant |
| US5335163(A) | 1994-08-01 | Seiersen | Applicant |
| US5336985(A) | 1994-08-01 | McKenzie | Applicant |
| US5342795(A) | 1994-08-01 | Yuan et al. | Applicant |
| US5343140(A) | 1994-08-01 | Gegner | Applicant |
| US5353001(A) | 1994-10-01 | Meinel et al. | Applicant |
| US5369042(A) | 1994-11-01 | Morris et al. | Applicant |
| US5374887(A) | 1994-12-01 | Drobnik | Applicant |
| US5399968(A) | 1995-03-01 | Sheppard et al. | Applicant |
| US5407842(A) | 1995-04-01 | Morris et al. | Applicant |
| US5453923(A) | 1995-09-01 | Scalais et al. | Applicant |
| US5459652(A) | 1995-10-01 | Faulk | Applicant |
| US5468661(A) | 1995-11-01 | Yuan et al. | Applicant |
| US5477175(A) | 1995-12-01 | Tisinger et al. | Applicant |
| US5508903(A) | 1996-04-01 | Alexndrov | Applicant |
| US5523673(A) | 1996-06-01 | Ratliff et al. | Applicant |
| US5539630(A) | 1996-07-01 | Pietkiewicz et al. | Applicant |
| US5554561(A) | 1996-09-01 | Plumton | Applicant |
| US5555494(A) | 1996-09-01 | Morris | Applicant |
| US5581224(A) | 1996-12-01 | Yamaguchi | Applicant |
| US5610085(A) | 1997-03-01 | Yuan et al. | Applicant |
| US5624860(A) | 1997-04-01 | Plumton et al. | Applicant |
| US5661642(A) | 1997-08-01 | Shimashita | Examiner |
| US5663876(A) | 1997-09-01 | Newton et al. | Applicant |
| US5671131(A) | 1997-09-01 | Brown | Examiner |
| US5700703(A) | 1997-12-01 | Huang et al. | Applicant |
| US5712189(A) | 1998-01-01 | Plumton et al. | Applicant |
| US5719544(A) | 1998-02-01 | Vinciarelli et al. | Applicant |
| US5734564(A) | 1998-03-01 | Brkovic | Applicant |
| US5736842(A) | 1998-04-01 | Jovanovic | Applicant |
| US5742491(A) | 1998-04-01 | Bowman et al. | Applicant |
| US5747842(A) | 1998-05-01 | Plumton | Applicant |
| US5756375(A) | 1998-05-01 | Celii et al. | Applicant |
| US5760671(A) | 1998-06-01 | Lahr et al. | Applicant |
| US5783984(A) | 1998-07-01 | Keuneke | Applicant |
| US5784266(A) | 1998-07-01 | Chen | Applicant |
| US5804943(A) | 1998-09-01 | Kollman et al. | Applicant |
| US5815386(A) | 1998-09-01 | Gordon | Applicant |
| US5864110(A) | 1999-01-01 | Moriguchi et al. | Applicant |
| US5870299(A) | 1999-02-01 | Rozman | Applicant |
| US5886508(A) | 1999-03-01 | Jutras | Applicant |
| US5889298(A) | 1999-03-01 | Plumton et al. | Applicant |
| US5889660(A) | 1999-03-01 | Taranowski et al. | Applicant |
| US5900822(A) | 1999-05-01 | Sand et al. | Applicant |
| US5907481(A) | 1999-05-01 | Svardsjo | Applicant |
| US5909110(A) | 1999-06-01 | Yuan et al. | Applicant |
| US5910665(A) | 1999-06-01 | Plumton et al. | Applicant |
| US5920475(A) | 1999-07-01 | Boylan et al. | Applicant |
| US5925088(A) | 1999-07-01 | Nasu | Applicant |
| US5929665(A) | 1999-07-01 | Ichikawa et al. | Applicant |
| US5933338(A) | 1999-08-01 | Wallace | Applicant |
| US5940287(A) | 1999-08-01 | Brkovic | Applicant |
| US5946207(A) | 1999-08-01 | Schoofs | Applicant |
| US5956245(A) | 1999-09-01 | Rozman | Applicant |
| US5956578(A) | 1999-09-01 | Weitzel et al. | Applicant |
| US5959850(A) | 1999-09-01 | Lim | Applicant |
| US5977853(A) | 1999-11-01 | Ooi et al. | Applicant |
| US5982640(A) | 1999-11-01 | Naveed et al. | Examiner |
| US5999066(A) | 1999-12-01 | Saito et al. | Applicant |
| US5999429(A) | 1999-12-01 | Brown | Applicant |
| US6003139(A) | 1999-12-01 | McKenzie | Applicant |
| US6008519(A) | 1999-12-01 | Yuan et al. | Applicant |
| US6011703(A) | 2000-01-01 | Boylan et al. | Applicant |
| US6038154(A) | 2000-03-01 | Boylan et al. | Applicant |
| US6046664(A) | 2000-04-01 | Weller et al. | Applicant |
| US6060943(A) | 2000-05-01 | Jansen | Applicant |
| US6067237(A) | 2000-05-01 | Nguyen | Applicant |
| US6069798(A) | 2000-05-01 | Liu | Applicant |
| US6069799(A) | 2000-05-01 | Bowman et al. | Applicant |
| US6078510(A) | 2000-06-01 | Spampinato et al. | Applicant |
| US6084792(A) | 2000-07-01 | Chen et al. | Applicant |
| US6094038(A) | 2000-07-01 | Lethellier | Applicant |
| US6097046(A) | 2000-08-01 | Plumton | Applicant |
| US6125046(A) | 2000-09-01 | Jang et al. | Applicant |
| US6144187(A) | 2000-11-01 | Bryson | Applicant |
| US6147886(A) | 2000-11-01 | Wittenbreder | Applicant |
| US6156611(A) | 2000-12-01 | Lan et al. | Applicant |
| US6160721(A) | 2000-12-01 | Kossives et al. | Applicant |
| US6163466(A) | 2000-12-01 | Davila, Jr. et al. | Applicant |
| US6181231(B1) | 2001-01-01 | Bartilson | Applicant |
| US6188586(B1) | 2001-02-01 | Farrington et al. | Applicant |
| US6191964(B1) | 2001-02-01 | Boylan et al. | Applicant |
| US6208535(B1) | 2001-03-01 | Parks | Applicant |
| US6212084(B1) | 2001-04-01 | Turner | Applicant |
| US6215290(B1) | 2001-04-01 | Yang et al. | Applicant |
| US6218891(B1) | 2001-04-01 | Lotfi et al. | Applicant |
| US6229197(B1) | 2001-05-01 | Plumton et al. | Applicant |
| US6262564(B1) | 2001-07-01 | Kanamori | Applicant |
| US6288501(B1) | 2001-09-01 | Nakamura et al. | Applicant |
| US6288920(B1) | 2001-09-01 | Jacobs et al. | Applicant |
| US6295217(B1) | 2001-09-01 | Yang et al. | Applicant |
| US6304460(B1) | 2001-10-01 | Cuk | Applicant |
| US6309918(B1) | 2001-10-01 | Huang et al. | Applicant |
| US6317021(B1) | 2001-11-01 | Jansen | Applicant |
| US6317337(B1) | 2001-11-01 | Yasumura | Applicant |
| US6320490(B1) | 2001-11-01 | Clayton | Applicant |
| US6323090(B1) | 2001-11-01 | Zommer | Applicant |
| US6325035(B1) | 2001-12-01 | Codina et al. | Applicant |
| US6344986(B1) | 2002-02-01 | Jain et al. | Applicant |
| US6348848(B1) | 2002-02-01 | Herbert | Applicant |
| US6351396(B1) | 2002-02-01 | Jacobs | Applicant |
| US6356462(B1) | 2002-03-01 | Jang et al. | Applicant |
| US6362986(B1) | 2002-03-01 | Schultz et al. | Applicant |
| US6373727(B1) | 2002-04-01 | Hedenskog et al. | Applicant |
| US6373734(B1) | 2002-04-01 | Martinelli | Applicant |
| US6380836(B2) | 2002-04-01 | Matsumoto et al. | Applicant |
| US6388898(B1) | 2002-05-01 | Fan et al. | Applicant |
| US6392902(B1) | 2002-05-01 | Jang et al. | Applicant |
| US6396718(B1) | 2002-05-01 | Ng et al. | Applicant |
| US6400579(B2) | 2002-06-01 | Cuk | Applicant |
| US6414578(B1) | 2002-07-01 | Jitaru | Applicant |
| US6418039(B2) | 2002-07-01 | Lentini et al. | Applicant |
| US6438009(B2) | 2002-08-01 | Assow | Applicant |
| US6445598(B1) | 2002-09-01 | Yamada | Examiner |
| US6462965(B1) | 2002-10-01 | Uesono | Applicant |
| US6466461(B2) | 2002-10-01 | Mao et al. | Applicant |
| US6469564(B1) | 2002-10-01 | Jansen | Applicant |
| US6477065(B2) | 2002-11-01 | Parks | Applicant |
| US6483724(B1) | 2002-11-01 | Blair et al. | Applicant |
| US6489754(B2) | 2002-12-01 | Blom | Applicant |
| US6498367(B1) | 2002-12-01 | Chang et al. | Applicant |
| US6501193(B1) | 2002-12-01 | Krugly | Applicant |
| US6504321(B2) | 2003-01-01 | Giannopoulos et al. | Applicant |
| US6512352(B2) | 2003-01-01 | Qian | Applicant |
| US6525603(B1) | 2003-02-01 | Morgan | Applicant |
| US6539299(B2) | 2003-03-01 | Chatfield et al. | Applicant |
| US6545453(B2) | 2003-04-01 | Glinkowski et al. | Applicant |
| US6548992(B1) | 2003-04-01 | Alcantar et al. | Applicant |
| US6549436(B1) | 2003-04-01 | Sun | Applicant |
| US6552917(B1) | 2003-04-01 | Bourdillon | Applicant |
| US6559689(B1) | 2003-05-01 | Clark | Applicant |
| US6563725(B2) | 2003-05-01 | Carsten | Applicant |
| US6570268(B1) | 2003-05-01 | Perry et al. | Applicant |
| US6580627(B2) | 2003-06-01 | Toshino | Applicant |
| US6608768(B2) | 2003-08-01 | Sula | Applicant |
| US6611132(B2) | 2003-08-01 | Nakagawa et al. | Applicant |
| US6614206(B1) | 2003-09-01 | Wong et al. | Applicant |
| US6654259(B2) | 2003-11-01 | Koshita et al. | Applicant |
| US6661276(B1) | 2003-12-01 | Chang | Applicant |
| US6668296(B1) | 2003-12-01 | Dougherty et al. | Applicant |
| US6674658(B2) | 2004-01-01 | Mao et al. | Applicant |
| US6683797(B2) | 2004-01-01 | Zaitsu et al. | Applicant |
| US6687137(B1) | 2004-02-01 | Yasumura | Applicant |
| US6696910(B2) | 2004-02-01 | Nuytkens et al. | Applicant |
| US6731486(B2) | 2004-05-01 | Holt et al. | Applicant |
| US6741099(B1) | 2004-05-01 | Krugly | Applicant |
| US6751106(B2) | 2004-06-01 | Zhang et al. | Applicant |
| US6753723(B2) | 2004-06-01 | Zhang | Applicant |
| US6765810(B2) | 2004-07-01 | Perry | Applicant |
| US6775159(B2) | 2004-08-01 | Webb et al. | Applicant |
| US6784644(B2) | 2004-08-01 | Xu et al. | Applicant |
| US6804125(B2) | 2004-10-01 | Brkovic | Applicant |
| US6813170(B2) | 2004-11-01 | Yang | Applicant |
| US6831847(B2) | 2004-12-01 | Perry | Applicant |
| US6839247(B1) | 2005-01-01 | Yang et al. | Applicant |
| US6856149(B2) | 2005-02-01 | Yang | Applicant |
| US6862194(B2) | 2005-03-01 | Yang et al. | Applicant |
| US6867678(B2) | 2005-03-01 | Yang | Applicant |
| US6867986(B2) | 2005-03-01 | Amei | Applicant |
| US6873237(B2) | 2005-03-01 | Chandrasekaran et al. | Applicant |
| US6882548(B1) | 2005-04-01 | Jacobs | Applicant |
| US6906934(B2) | 2005-06-01 | Yang et al. | Applicant |
| US6943553(B2) | 2005-09-01 | Zimmerman | Applicant |
| US6944033(B1) | 2005-09-01 | Xu et al. | Applicant |
| US6977824(B1) | 2005-12-01 | Yang et al. | Applicant |
| US6980077(B1) | 2005-12-01 | Chandrasekaran et al. | Applicant |
| US6982887(B2) | 2006-01-01 | Batarseh et al. | Applicant |
| US7009486(B1) | 2006-03-01 | Goeke et al. | Applicant |
| US7012414(B1) | 2006-03-01 | Mehrotra et al. | Applicant |
| US7016204(B2) | 2006-03-01 | Yang et al. | Applicant |
| US7026807(B2) | 2006-04-01 | Anderson et al. | Applicant |
| US7034586(B2) | 2006-04-01 | Mehas et al. | Applicant |
| US7034647(B2) | 2006-04-01 | Yan et al. | Applicant |
| US7046523(B2) | 2006-05-01 | Sun et al. | Applicant |
| US7061358(B1) | 2006-06-01 | Yang | Applicant |
| US7072189(B2) | 2006-07-01 | Kim | Applicant |
| US7075799(B2) | 2006-07-01 | Qu | Applicant |
| US7076360(B1) | 2006-07-01 | Ma | Applicant |
| US7095638(B2) | 2006-08-01 | Uusitalo | Applicant |
| US7099163(B1) | 2006-08-01 | Ying | Applicant |
| US7136293(B2) | 2006-11-01 | Petkov et al. | Applicant |
| US7148669(B2) | 2006-12-01 | Maksimovic et al. | Applicant |
| US7170268(B2) | 2007-01-01 | Kim | Applicant |
| US7176662(B2) | 2007-02-01 | Chandrasekaran | Applicant |
| US7209024(B2) | 2007-04-01 | Nakahori | Applicant |
| US7269038(B2) | 2007-09-01 | Shekhawat et al. | Applicant |
| US7280026(B2) | 2007-10-01 | Chandrasekaran et al. | Applicant |
| US7285807(B2) | 2007-10-01 | Brar et al. | Applicant |
| US7298118(B2) | 2007-11-01 | Chandrasekaran | Applicant |
| US7301785(B2) | 2007-11-01 | Yasumura | Applicant |
| US7312686(B2) | 2007-12-01 | Bruno | Applicant |
| US7321283(B2) | 2008-01-01 | Mehrotra et al. | Applicant |
| US7332992(B2) | 2008-02-01 | Iwai | Applicant |
| US7339208(B2) | 2008-03-01 | Brar et al. | Applicant |
| US7339801(B2) | 2008-03-01 | Yasumura | Applicant |
| US7348612(B2) | 2008-03-01 | Sriram et al. | Applicant |
| US7362592(B2) | 2008-04-01 | Yang et al. | Applicant |
| US7362593(B2) | 2008-04-01 | Yang et al. | Applicant |
| US7375607(B2) | 2008-05-01 | Lee et al. | Applicant |
| US7385375(B2) | 2008-06-01 | Rozman | Applicant |
| US7386404(B2) | 2008-06-01 | Cargonja et al. | Applicant |
| US7393247(B1) | 2008-07-01 | Yu et al. | Applicant |
| US7417875(B2) | 2008-08-01 | Chandrasekaran et al. | Applicant |
| US7427910(B2) | 2008-09-01 | Mehrotra et al. | Applicant |
| US7431862(B2) | 2008-10-01 | Mehrotra et al. | Applicant |
| US7439556(B2) | 2008-10-01 | Brar et al. | Applicant |
| US7439557(B2) | 2008-10-01 | Brar et al. | Applicant |
| US7446512(B2) | 2008-11-01 | Nishihara et al. | Applicant |
| US7447049(B2) | 2008-11-01 | Garner et al. | Applicant |
| US7453709(B2) | 2008-11-01 | Park et al. | Applicant |
| US7462891(B2) | 2008-12-01 | Brar et al. | Applicant |
| US7468649(B2) | 2008-12-01 | Chandrasekaran | Applicant |
| US7489225(B2) | 2009-02-01 | Dadafshar | Applicant |
| US7554430(B2) | 2009-06-01 | Mehrotra et al. | Applicant |
| US7567445(B2) | 2009-07-01 | Coulson et al. | Applicant |
| US7626370(B1) | 2009-12-01 | Mei et al. | Applicant |
| US7630219(B2) | 2009-12-01 | Lee | Applicant |
| US7633369(B2) | 2009-12-01 | Chandrasekaran et al. | Applicant |
| US7663183(B2) | 2010-02-01 | Brar et al. | Applicant |
| US7667986(B2) | 2010-02-01 | Artusi et al. | Applicant |
| US7675758(B2) | 2010-03-01 | Artusi et al. | Applicant |
| US7675759(B2) | 2010-03-01 | Artusi et al. | Applicant |
| US7675764(B2) | 2010-03-01 | Chandrasekaran et al. | Applicant |
| US7715217(B2) | 2010-05-01 | Manage et al. | Applicant |
| US7733679(B2) | 2010-06-01 | Luger et al. | Applicant |
| US7746041(B2) | 2010-06-01 | Xu et al. | Applicant |
| US7778051(B2) | 2010-08-01 | Yang | Applicant |
| US7787264(B2) | 2010-08-01 | Yang | Applicant |
| US7791903(B2) | 2010-09-01 | Zhang | Applicant |
| US7795849(B2) | 2010-09-01 | Sohma | Applicant |
| US7813101(B2) | 2010-10-01 | Morikawa | Applicant |
| US7847535(B2) | 2010-12-01 | Meynard et al. | Applicant |
| US7876191(B2) | 2011-01-01 | Chandrasekaran et al. | Applicant |
| US7889517(B2) | 2011-02-01 | Artusi et al. | Applicant |
| US7889521(B2) | 2011-02-01 | Hsu | Applicant |
| US7906941(B2) | 2011-03-01 | Jayaraman et al. | Applicant |
| US7940035(B2) | 2011-05-01 | Yang | Applicant |
| US7965528(B2) | 2011-06-01 | Yang et al. | Applicant |
| US7983063(B2) | 2011-07-01 | Lu et al. | Applicant |
| US8004112(B2) | 2011-08-01 | Koga et al. | Applicant |
| US8125205(B2) | 2012-02-01 | Chandrasekaran et al. | Applicant |
| US8134443(B2) | 2012-03-01 | Chandrasekaran et al. | Applicant |
| US8179699(B2) | 2012-05-01 | Tumminaro et al. | Applicant |
| US8278889(B2) | 2012-10-01 | Tataeishi | Applicant |
| US8638578(B2) | 2014-01-01 | Zhang | Applicant |
| US8643222(B2) | 2014-02-01 | Brinlee et al. | Applicant |
| US2001/0020886(A1) | 2001-09-01 | Matsumoto et al. | Applicant |
| US2001/0024373(A1) | 2001-09-01 | Cuk | Applicant |
| US2001/0055216(A1) | 2001-12-01 | Shirato | Applicant |
| US2002/0044463(A1) | 2002-04-01 | Bontempo et al. | Applicant |
| US2002/0057080(A1) | 2002-05-01 | Telefus et al. | Applicant |
| US2002/0071295(A1) | 2002-06-01 | Nishikawa | Applicant |
| US2002/0101741(A1) | 2002-08-01 | Brkovic | Applicant |
| US2002/0110005(A1) | 2002-08-01 | Mao et al. | Applicant |
| US2002/0114172(A1) | 2002-08-01 | Webb et al. | Applicant |
| US2002/0145888(A1) | 2002-10-01 | Yoshinaga et al. | Applicant |
| US2002/0167385(A1) | 2002-11-01 | Ackermann | Applicant |
| US2002/0176262(A1) | 2002-11-01 | Tripathi et al. | Applicant |
| US2003/0026115(A1) | 2003-02-01 | Miyazaki | Applicant |
| US2003/0030422(A1) | 2003-02-01 | Sula | Applicant |
| US2003/0063483(A1) | 2003-04-01 | Carsten | Applicant |
| US2003/0063484(A1) | 2003-04-01 | Carsten | Applicant |
| US2003/0076079(A1) | 2003-04-01 | Alcantar et al. | Applicant |
| US2003/0086279(A1) | 2003-05-01 | Bourdillon | Applicant |
| US2003/0197585(A1) | 2003-10-01 | Chandrasekaran et al. | Applicant |
| US2003/0198067(A1) | 2003-10-01 | Sun et al. | Applicant |
| US2004/0017689(A1) | 2004-01-01 | Zhang et al. | Applicant |
| US2004/0032754(A1) | 2004-02-01 | Yang | Applicant |
| US2004/0034555(A1) | 2004-02-01 | Dismukes et al. | Applicant |
| US2004/0064621(A1) | 2004-04-01 | Dougherty et al. | Applicant |
| US2004/0148047(A1) | 2004-07-01 | Dismukes et al. | Applicant |
| US2004/0156220(A1) | 2004-08-01 | Kim et al. | Applicant |
| US2004/0196672(A1) | 2004-10-01 | Amei | Applicant |
| US2004/0200631(A1) | 2004-10-01 | Chen | Applicant |
| US2004/0217794(A1) | 2004-11-01 | Strysko | Applicant |
| US2004/0257095(A1) | 2004-12-01 | Yang | Applicant |
| US2005/0024179(A1) | 2005-02-01 | Chandrasekaran et al. | Applicant |
| US2005/0052224(A1) | 2005-03-01 | Yang et al. | Applicant |
| US2005/0052886(A1) | 2005-03-01 | Yang | Applicant |
| US2005/0207189(A1) | 2005-09-01 | Chen | Applicant |
| US2005/0245658(A1) | 2005-11-01 | Mehrotra et al. | Applicant |
| US2005/0254268(A1) | 2005-11-01 | Reinhard et al. | Applicant |
| US2005/0281058(A1) | 2005-12-01 | Batarseh et al. | Applicant |
| US2005/0286270(A1) | 2005-12-01 | Petkov et al. | Applicant |
| US2006/0006975(A1) | 2006-01-01 | Jitaru et al. | Applicant |
| US2006/0006976(A1) | 2006-01-01 | Bruno | Applicant |
| US2006/0007713(A1) | 2006-01-01 | Brown | Applicant |
| US2006/0018136(A1) | 2006-01-01 | Takahashi | Applicant |
| US2006/0038549(A1) | 2006-02-01 | Mehrotra et al. | Applicant |
| US2006/0038649(A1) | 2006-02-01 | Mehrotra et al. | Applicant |
| US2006/0038650(A1) | 2006-02-01 | Mehrotra et al. | Applicant |
| US2006/0044845(A1) | 2006-03-01 | Fahlenkamp et al. | Applicant |
| US2006/0091430(A1) | 2006-05-01 | Sriram et al. | Applicant |
| US2006/0109698(A1) | 2006-05-01 | Qu | Applicant |
| US2006/0187684(A1) | 2006-08-01 | Chandrasekaran et al. | Applicant |
| US2006/0197510(A1) | 2006-09-01 | Chandrasekaran | Applicant |
| US2006/0198173(A1) | 2006-09-01 | Rozman | Applicant |
| US2006/0226477(A1) | 2006-10-01 | Brar et al. | Applicant |
| US2006/0226478(A1) | 2006-10-01 | Brar et al. | Applicant |
| US2006/0227576(A1) | 2006-10-01 | Yasumura | Applicant |
| US2006/0237968(A1) | 2006-10-01 | Chandrasekaran | Applicant |
| US2006/0255360(A1) | 2006-11-01 | Brar et al. | Applicant |
| US2006/0271315(A1) | 2006-11-01 | Cargonja et al. | Applicant |
| US2007/0007945(A1) | 2007-01-01 | King et al. | Applicant |
| US2007/0010298(A1) | 2007-01-01 | Chang | Applicant |
| US2007/0019356(A1) | 2007-01-01 | Morikawa | Applicant |
| US2007/0025124(A1) | 2007-02-01 | Hansson | Applicant |
| US2007/0030717(A1) | 2007-02-01 | Luger et al. | Applicant |
| US2007/0041224(A1) | 2007-02-01 | Moyse et al. | Applicant |
| US2007/0045765(A1) | 2007-03-01 | Brar et al. | Applicant |
| US2007/0058402(A1) | 2007-03-01 | Shekhawat et al. | Applicant |
| US2007/0069286(A1) | 2007-03-01 | Brar et al. | Applicant |
| US2007/0114979(A1) | 2007-05-01 | Chandrasekaran | Applicant |
| US2007/0120953(A1) | 2007-05-01 | Koga et al. | Applicant |
| US2007/0121351(A1) | 2007-05-01 | Zhang et al. | Applicant |
| US2007/0159857(A1) | 2007-07-01 | Lee | Applicant |
| US2007/0206523(A1) | 2007-09-01 | Huynh et al. | Applicant |
| US2007/0222463(A1) | 2007-09-01 | Qahouq et al. | Applicant |
| US2007/0241721(A1) | 2007-10-01 | Weinstein et al. | Applicant |
| US2007/0274106(A1) | 2007-11-01 | Coulson et al. | Applicant |
| US2007/0274107(A1) | 2007-11-01 | Garner et al. | Applicant |
| US2007/0296028(A1) | 2007-12-01 | Brar et al. | Applicant |
| US2007/0296383(A1) | 2007-12-01 | Xu | Applicant |
| US2007/0298559(A1) | 2007-12-01 | Brar et al. | Applicant |
| US2007/0298564(A1) | 2007-12-01 | Brar et al. | Applicant |
| US2008/0012423(A1) | 2008-01-01 | Mimran | Applicant |
| US2008/0024094(A1) | 2008-01-01 | Nishihara et al. | Applicant |
| US2008/0024259(A1) | 2008-01-01 | Chandrasekaran et al. | Applicant |
| US2008/0031021(A1) | 2008-02-01 | Ros et al. | Applicant |
| US2008/0037294(A1) | 2008-02-01 | Indika de Silva et al. | Applicant |
| US2008/0043503(A1) | 2008-02-01 | Yang | Applicant |
| US2008/0054874(A1) | 2008-03-01 | Chandrasekaran et al. | Applicant |
| US2008/0080219(A1) | 2008-04-01 | Sohma | Applicant |
| US2008/0111657(A1) | 2008-05-01 | Mehrotra et al. | Applicant |
| US2008/0130321(A1) | 2008-06-01 | Artusi et al. | Applicant |
| US2008/0130322(A1) | 2008-06-01 | Artusi et al. | Applicant |
| US2008/0137381(A1) | 2008-06-01 | Beasley | Applicant |
| US2008/0150666(A1) | 2008-06-01 | Chandrasekaran et al. | Applicant |
| US2008/0175026(A1) | 2008-07-01 | Yang | Applicant |
| US2008/0205104(A1) | 2008-08-01 | Lev et al. | Applicant |
| US2008/0224812(A1) | 2008-09-01 | Chandrasekaran | Applicant |
| US2008/0232141(A1) | 2008-09-01 | Artusi et al. | Applicant |
| US2008/0298106(A1) | 2008-12-01 | Tataeishi | Applicant |
| US2008/0310190(A1) | 2008-12-01 | Chandrasekaran et al. | Applicant |
| US2008/0315852(A1) | 2008-12-01 | Jayaraman et al. | Applicant |
| US2008/0316779(A1) | 2008-12-01 | Jayaraman et al. | Applicant |
| US2009/0002054(A1) | 2009-01-01 | Tsunoda et al. | Applicant |
| US2009/0027926(A1) | 2009-01-01 | Yang et al. | Applicant |
| US2009/0046486(A1) | 2009-02-01 | Lu et al. | Applicant |
| US2009/0097290(A1) | 2009-04-01 | Chandrasekaran | Applicant |
| US2009/0109711(A1) | 2009-04-01 | Hsu | Applicant |
| US2009/0257250(A1) | 2009-10-01 | Liu | Applicant |
| US2009/0273957(A1) | 2009-11-01 | Feldtkeller | Applicant |
| US2009/0284994(A1) | 2009-11-01 | Lin et al. | Applicant |
| US2009/0289557(A1) | 2009-11-01 | Itoh et al. | Examiner |
| US2009/0310388(A1) | 2009-12-01 | Yang | Applicant |
| US2009/0315530(A1) | 2009-12-01 | Baranwal | Applicant |
| US2010/0091522(A1) | 2010-04-01 | Chandrasekaran et al. | Applicant |
| US2010/0123486(A1) | 2010-05-01 | Berghegger | Applicant |
| US2010/0149838(A1) | 2010-06-01 | Artusi et al. | Applicant |
| US2010/0164443(A1) | 2010-07-01 | Tumminaro et al. | Applicant |
| US2010/0182806(A1) | 2010-07-01 | Garrity et al. | Applicant |
| US2010/0188876(A1) | 2010-07-01 | Garrity et al. | Applicant |
| US2010/0202165(A1) | 2010-08-01 | Zheng et al. | Applicant |
| US2010/0213989(A1) | 2010-08-01 | Nakatake | Applicant |
| US2010/0254168(A1) | 2010-10-01 | Chandrasekaran | Applicant |
| US2010/0321958(A1) | 2010-12-01 | Brinlee et al. | Applicant |
| US2010/0321964(A1) | 2010-12-01 | Brinlee et al. | Applicant |
| US2011/0038179(A1) | 2011-02-01 | Zhang | Applicant |
| US2011/0089917(A1) | 2011-04-01 | Chen et al. | Applicant |
| US2011/0134664(A1) | 2011-06-01 | Berghegger | Applicant |
| US2011/0149607(A1) | 2011-06-01 | Jungreis et al. | Applicant |
| US2011/0182089(A1) | 2011-07-01 | Berghegger | Applicant |
| US2011/0239008(A1) | 2011-09-01 | Lam et al. | Applicant |
| US2011/0241738(A1) | 2011-10-01 | Tamaoka | Applicant |
| US2011/0305047(A1) | 2011-12-01 | Jungreis et al. | Applicant |
| US2012/0243271(A1) | 2012-09-01 | Berghegger | Applicant |
| US2012/0294048(A1) | 2012-11-01 | Brinlee | Applicant |
| CN101141099 | 2008-03-01 | Applicant | |
| CN101202509 | 2008-06-01 | Applicant | |
| CN201252294 | 2009-06-01 | Applicant | |
| DE10310361 | 2004-09-01 | Applicant | |
| EP665634(A1) | 1994-01-01 | Applicant | |
| JP57097361 | 1982-06-01 | Applicant | |
| JP3-215911 | 1991-09-01 | Applicant | |
| JP2000-68132 | 2000-03-01 | Applicant | |
| WO8700991 | 1987-02-01 | Applicant | |
| WO2010083511 | 2010-07-01 | Applicant | |
| WO2010/083511(A1) | 2010-07-01 | Applicant | |
| WO2010/083514(A1) | 2010-07-01 | Applicant | |
| WO2010/114914(A1) | 2010-10-01 | Applicant | |
| WO2011116225 | 2011-09-01 | Applicant |
Non-Patent Literature (60)
- Ajram, S., et al., “Ultrahigh Frequency DC-to-DC Converters Using GaAs Power Switches,” IEEE Transactions on Power Electronics, Sep. 2001, pp. 594-602, vol. 16, No. 5, IEEE, Los Alamitos, CA.Applicant
- “AN100: Application Note using Lx100 Family of High Performance N-Ch JFET Transistors,” AN100.Rev 1.01, Sep. 2003, 5 pp., Lovoltech, Inc., Santa Clara, CA.Applicant
- “AN101A: Gate Drive Network for a Power JFET,” AN101A.Rev 1.2, Nov. 2003, 2 pp., Lovoltech, Inc., Santa Clara, CA.Applicant
- “AN108: Applications Note: How to Use Power JFETs® and MOSFETs Interchangeably in Low-Side Applications,” Rev. 1.0.1, Feb. 14, 2005, 4 pp., Lovoltech, Inc., Santa Clara, CA.Applicant
- Balogh, L., et al., “Power-Factor Correction with Interleaved Boost Converters in Continuous-Inductor-Current Mode,” IEEE Proceedings of APEC, pp. 168-174, 1993, IEEE, Los Alamitos, CA.Applicant
- Biernacki, J., et al., “Radio Frequency DC-DC Flyback Converter,” Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 8-11, 2000, pp. 94-97, vol. 1, IEEE, Los Alamitos, CA.Applicant
- Chen, W., et al., “Design of High Efficiency, Low Profile, Low Voltage Converter with Integrated Magnetics,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 911-917, IEEE, Los Alamitos, CA.Applicant
- Chen, W., et al., “Integrated Planar Inductor Scheme for Multi-module Interleaved Quasi-Square-Wave (QSW) DC/DC Converter,” 30th Annual IEEE Power Electronics Specialists Conference (PESC '99), 1999, pp. 759-762, vol. 2, IEEE, Los Alamitos, CA.Applicant
- Chhawchharia, P., et al., “On the Reduction of Component Count in Switched Capacitor DC/DC Convertors,” Hong Kong Polytechnic University, IEEE, 1997, Hung Hom, Kowloon, Hong King, pp. 1395-1401.Applicant
- Curtis, K., “Advances in Microcontroller Peripherals Facilitate Current-Mode for Digital Power Supplies,” Digital Power Forum '06, 4 pp., Sep. 2006, Darnell Group, Richardson, TX.Applicant
- Eisenbeiser, K., et al., “Manufacturable GaAs VFET for Power Switching Applications,” IEEE Electron Device Letters, Apr. 2000, pp. 144-145, vol. 21, No. 4, IEEE.Applicant
- Gaye, M., et al., “A 50-100MHz 5V to -5V, 1W Cuk Converter Using Gallium Arsenide Power Switches,” ISCAS 2000—IEEE International Symposium on Circuits and Systems, May 28-31, 2000, pp. I-264-I-267, vol. 1, IEEE, Geneva, Switzerland.Applicant
- Goldberg, A.F., et al., “Issues Related to 1-10-MHz Transformer Design,” IEEE Transactions on Power Electronics, Jan. 1989, pp. 113-123, vol. 4, No. 1, IEEE, Los Alamitos, CA.Applicant
- Goldberg, A.F., et al., “Finite-Element Analysis of Copper Loss in 1-10-MHz Transformers,” IEEE Transactions on Power Electronics, Apr. 1989, pp. 157-167, vol. 4, No. 2, IEEE, Los Alamitos, CA.Applicant
- Jitaru, I.D., et al., “Quasi-Integrated Magnetic an Avenue for Higher Power Density and Efficiency in Power Converters,” 12th Annual Applied Power Electronics Conference and Exposition, Feb. 23-27, 1997, pp. 395-402, vol. 1, IEEE, Los Alamitos, CA.Applicant
- Kollman, R., et al., “10 MHz PWM Converters with GaAs VFETs,” IEEE 11th Annual Applied Power Electronics Conference and Exposition, Mar. 1996, pp. 264-269, vol. 1, IEEE.Applicant
- Kuwabara, K., et al., “Switched-Capacitor DC-DC Converters,” Fujitsu Limited, IEEE, 1988, Kawasaki, Japan, pp. 213-218.Applicant
- Lee, P.-W., et al., “Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors,” IEEE Transactions on Industrial Electronics, Aug. 2000, pp. 787-795, vol. 47, No. 4, IEEE, Los Alamitos, CA.Applicant
- Lenk, R., “Introduction to the Tapped Buck Converter,” PCIM 2000, HFPC 2000 Proceedings, Oct. 2000, pp. 155-166.Applicant
- Liu, W., “Fundamentals of III-V Devices: HBTs, MESFETs, and HFETs/HEMTs,” §5-5: Modulation Doping, 1999, pp. 323-330, John Wiley & Sons, New York, NY.Applicant
- Maksimović, D., et al., “Switching Converters with Wide DC Conversion Range,” IEEE Transactions on Power Electronics, Jan. 1991, pp. 151-157, vol. 6, No. 1, IEEE, Los Alamitos, CA.Applicant
- Maxim, Application Note 725, www.maxim-ic.com/an725, Maxim Integrated Products, Nov. 29, 2001, 8 pages.Applicant
- Middlebrook, R.D., “Transformerless DC-to-DC Converters with Large Conversion Ratios,” IEEE Transactions on Power Electronics, Oct. 1988, pp. 484-488, vol. 3, No. 4, IEEE, Los Alamitos, CA.Applicant
- Miwa, B.A., et al., “High Efficiency Power Factor Correction Using Interleaving Techniques,” IEEE Proceedings of APEC, 1992, pp. 557-568, IEEE, Los Alamitos, CA.Applicant
- National Semiconductor Corporation, “LMC7660 Switched Capacitor Voltage Converter,” www.national.com, Apr. 1997, 12 pages.Applicant
- National Semiconductor Corporation, “LM2665 Switched Capacitor Voltage Converter,” www.national.com, Sep. 2005, 9 pages.Applicant
- Nguyen, L.D., et al., “Ultra-High-Speed Modulation-Doped Field-Effect Transistors: A Tutorial Review,” Proceedings of the IEEE, Apr. 1992, pp. 494-518, vol. 80, No. 4, IEEE.Applicant
- Niemela, V.A., et al., “Comparison of GaAs and Silicon Synchronous Rectifiers in a 3.3V Out, 50W DC-DC Converter,” 27th Annual IEEE Power Electronics Specialists Conference, Jun. 1996, pp. 861-867, vol. 1, IEEE.Applicant
- Ninomiya, T., et al., “Static and Dynamic Analysis of Zero-Voltage-Switched Half-Bridge Converter with PWM Control,” Proceedings of 1991 IEEE Power Electronics Specialists Conference (PESC '91), 1991, pp. 230-237, IEEE, Los Alamitos, CA.Applicant
- O'Meara, K., “A New Output Rectifier Configuration Optimized for High Frequency Operation,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 219-225, Toronto, CA.Applicant
- Peng, C., et al., “A New Efficient High Frequency Rectifier Circuit,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 236-243, Toronto, CA.Applicant
- Pietkiewicz, A., et al. “Coupled-Inductor Current-Doubler Topology in Phase-Shifted Full-Bridge DC-DC Converter,” 20th International Telecommunications Energy Conference (INTELEC), Oct. 1998, pp. 41-48, IEEE, Los Alamitos, CA.Applicant
- Plumton, D.L., et al., “A Low On-Resistance High-Current GaAs Power VFET,” IEEE Electron Device Letters, Apr. 1995, pp. 142-144, vol. 16, No. 4, IEEE.Applicant
- Rajeev, M., “An Input Current Shaper with Boost and Flyback Converter Using Integrated Magnetics,” Power Electronics and Drive Systems, 5th International Conference on Power Electronics and Drive Systems 2003, Nov. 17-20, 2003, pp. 327-331, vol. 1, IEEE, Los Alamitos, CA.Applicant
- Rico, M., et al., “Static and Dynamic Modeling of Tapped-Inductor DC-to-DC Converters,” 1987, pp. 281-288, IEEE, Los Alamitos, CA.Applicant
- Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 3-9, IEEE, Los Alamitos, CA.Applicant
- Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” IEEE Transactions on Power Electronics, Jan. 2001, pp. 1-7, vol. 16, No. 1, IEEE, Los Alamitos, CA.Applicant
- Sun, J., et al., “Unified Analysis of Half-Bridge Converters with Current-Doubler Rectifier,” Proceedings of 2001 IEEE Applied Power Electronics Conference, 2001, pp. 514-520, IEEE, Los Alamitos, CA.Applicant
- Sun, J., et al., “An Improved Current-Doubler Rectifier with Integrated Magnetics,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 831-837, vol. 2, IEEE, Dallas, TX.Applicant
- Texas Instruments Incorporated, “LT1054, LT1054Y Switched-Capacitor Voltage Converters With Regulators,” SLVS033C, Feb. 1990—Revised Jul. 1998, 25 pages.Applicant
- Thaker, M., et al., “Adaptive/Intelligent Control and Power Management Reduce Power Dissipation and Consumption,” Digital Power Forum '06, 11 pp., Sep. 2006, Darnell Group, Richardson, TX.Applicant
- Vallamkonda, S., “Limitations of Switching Voltage Regulators,” A Thesis in Electrical Engineering, Texas Tech University, May 2004, 89 pages.Applicant
- Wei, J., et al., “Comparision of Three Topology Candidates for 12V VRM,” IEEE APEC, 2001, pp. 245-251, IEEE, Los Alamitos, CA.Applicant
- Weitzel, C.E., “RF Power Devices for Wireless Communications,” 2002 IEEE MTT-S CDROM, 2002, pp. 285-288, paper TU4B-1, IEEE, Los Alamitos, CA.Applicant
- Williams, R., “Moder GaAs Processing Methods,” 1990, pp. 66-67, Artech House, Inc., Norwood, MA.Applicant
- Wong, P.-L., et al., “Investigating Coupling Inductors in the Interleaving QSW VRM,” 15th Annual Applied Power Electronics Conference and Exposition (APEC 2000), Feb. 2000, pp. 973-978, vol. 2, IEEE, Los Alamitos, CA.Applicant
- Xu, M., et al., “Voltage Divider and its Applciations in the Two-stage Power Architecture,” Center for Power Electroncis Systems, VIrginia Polytechnic Institute and State University, IEEE, 2006, Blacksburg, Virginia, pp. 499-505.Applicant
- Xu, P., et al., “Design and Performance Evaluation of Multi-Channel Interleaved Quasi-Square-Wave Buck Voltage Regulator Module,” HFPC 2000 Proceedings, Oct. 2000, pp. 82-88.Applicant
- Xu, P., et al., “Design of 48 V Voltage Regulator Modules with a Novel Integrated Magnetics,” IEEE Transactions on Power Electronics, Nov. 2002, pp. 990-998, vol. 17, No. 6, IEEE, Los Alamitos, CA.Applicant
- Xu, P., et al., “A Family of Novel Interleaved DC/DC Converters for Low-Voltage High-Current Voltage Regulator Module Applications,” IEEE Power Electronics Specialists Conference, Jun. 2001, pp. 1507-1511, IEEE, Los Alamitos, CA.Applicant
- Xu, P., et al., “A Novel Integrated Current Doubler Rectifier,” IEEE 2000 Applied Power Electronics Conference, Mar. 2000, pp. 735-740, IEEE, Los Alamitos, CA.Applicant
- Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 824-830, vol. 2, IEEE, Dallas, TX.Applicant
- Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” IEEE Transactions on Power Electronics, Mar. 2003, pp. 670-678, vol. 18, No. 2, IEEE, Los Alamitos, CA.Applicant
- Zhou, X., et al., “A High Power Density, High Efficiency and Fast Transient Voltage Regulator Module with a Novel Current Sensing and Current Sharing Technique,” IEEE Applied Power Electronics Conference, Mar. 1999, pp. 289-294, IEEE, Los Alamitos, CA.Applicant
- Zhou, X., et al., “Investigation of Candidate VRM Topologies for Future Microprocessors,” IEEE Applied Power Electronics Conference, Mar. 1998, pp. 145-150, IEEE, Los Alamitos, CA.Applicant
- Freescale Semiconductor, “Implementing a Digital AC/DC Switched-Mode Power Supply using a 56F8300 Digital Signal Controller,” Application Note AN3115, Aug. 2005, 24 pp., Chandler, AZ.Applicant
- Freescale Semiconductor, “Design of a Digital AC/DC SMPS using the 56F8323 Device, Designer Reference Manual, 56800E 16-bit Digital Signal Controllers”, DRM074, Rev. 0, Aug. 2005 (108 pages).Applicant
- Freescale Semiconductor, “56F8323 Evaluation Module User Manual, 56F8300 16-bit Digital Signal Controllers”, MC56F8323EVMUM, Rev. 2, Jul. 2005 (72 pages).Applicant
- Freescale Semiconductor, “56F8323/56F8123 Data Sheet Preliminary Technical Data, 56F8300 16-bit Digital Signal Controllers,” MC56F8323 Rev. 17, Apr. 2007 (140 pages).Applicant
- Ridley, R., Designing with the TL431, Switching Power Magazine, Designer Series XV, pp. 1-5, 2005.Applicant