US 7,675,764 B2Grant

Power converter employing integrated magnetics with a current multiplier rectifier and method of operating the same

Issue Date:2010-03-09

•20 Claims

•15 Drawing Sheets

Abstract

A power converter having input and output nodes and a method of operating the same. In one embodiment, the power converter includes a switching circuit including first, second and third active phase legs. Each of the first, second and third active legs includes a first switch coupled to one of the input nodes and a second switch coupled to another of the input nodes and has a common switching node therebetween. The power converter further includes a magnetic device including first, second and third primary windings, and first, second and third secondary windings. The first, second and third primary windings are coupled to the common switching node of the first, second and third active phase legs, respectively. The power converter still further includes a rectifier including first, second and third rectifier elements interposed between the first, second and third secondary windings, respectively, and one of the output nodes.

Metadata

Assignee

Flextronics International USA, Inc.

Inventors

Sriram Chandrasekaran
Vivek Mehrotra

Application Information

Application Number:US 12/197,677

Filing Date:2008-08-25

Priority Date:2006-02-08

Art Unit:2838

Classifications

IPC:

H02M7/5387

Patent Drawings (15 sheets)

Description

[0001] This application is a continuation of patent application Ser. No. 11/349,637, entitled “Power Converter Employing Integrated Magnetics with a Current Multiplier Rectifier and Method of Operating the Same,” filed on Feb. 8, 2006, now U.S. Pat. No. 7,415,875, issued Aug. 26, 2008, which application is incorporated herein by reference.

Technical Field

[0002] The present invention is directed, in general, to power electronics and, in particular, to power converters using a switching circuit, integrated magnetics and a current multiplier rectifier.

Background

[0003] A switched-mode power converter (also referred to as a “power converter”) is an electronic power processing circuit that converts an input voltage waveform into an output voltage waveform. The waveforms are typically, but not necessarily, dc waveforms, generated by periodically switching power switches or switches coupled to an inductive circuit element. The switches are generally controlled with a conduction period “D” referred to as a “duty cycle.” The duty cycle is a ratio represented by the conduction period of a switch to a switching period thereof. Thus, if a switch conducts for half of the switching period, the duty cycle for the power switch would be 0.5 (or 50 percent).

[0004] Feedback controllers associated with power converters manage an operation thereof by controlling the conduction period of a switch employed therein. Generally, a feedback controller is coupled to an output of a power converter in a feedback loop configuration (also referred to as a “control loop” or “closed control loop”) to regulate an output characteristic of the power converter such as an output voltage. A switched-mode power converter typically receives a dc input voltage V_infrom a source of electrical power at input nodes thereof and provides a regulated output voltage V_outat output nodes thereof to power, for instance, a microprocessor coupled to the output nodes of the power converter.

[0005] Switched-mode power converters are key components in many commercial and military systems for the conversion, control and conditioning of electrical power, and often govern the performance and size of the end system. Power density, efficiency and reliability are key metrics used to evaluate power converters. Magnetic devices including isolation transformers (also referred to as “transformers”) and inductors used within the power converters contribute a significant percentage to the volume and weight and, hence, determine power converter power density, efficiency, and reliability.

[0006] Integrated magnetics provide a technique to combine multiple inductors and/or transformers in a single magnetic core. Integrated magnetics are specifically amenable to interleaved current multiplier power converter topologies where the input or output current is shared between multiple inductors. Integrated magnetics offer several advantages such as improved power density and reduced cost due to the elimination of separate magnetic components, reduced switching ripple in inductor currents, and higher efficiency due to reduced magnetic core and copper losses.

[0007] For applications where higher currents (typically greater than 50 amps (“A”)) are required at low (typically less than 3.3 volts (“V”)) to moderate (typically about 12 V) voltages at high efficiency and power density, a two-phase interleaved current multiplier power converter might be inadequate to meet switching ripple specifications on inductor currents and output voltage. A larger output capacitor can reduce the output ripple voltage, but will increase the volume and weight of the power converter and result in sluggish transient response to dynamic load conditions. Multiphase, interleaved current multiplier power converters beyond the present two-phase designs are required for such applications. Utilizing multiple discrete E-cores to implement multiphase interleaved current multiplier power converters and simply paralleling multiple power converters, however, increases component count and interconnect losses, resulting in poor power density and efficiency.

[0008] An additional limitation to using E-cores for high current applications is the detrimental effects of fringing flux due to the limited cross-sectional area of a gapped center leg. Fringing flux represents the flux component that strays away from the main magnetic path and spills into the core window, inducing eddy currents in the windings therein. This results in increased losses (e.g., denoted by I²R, wherein “I” represents the current and “R” represents the resistance) in the windings and reduced efficiency. To reduce the induction of eddy currents due to fringing flux, windings are placed a safe distance from the air gap, resulting in poor utilization of the core window area. In addition, fringing flux represents a loss of inductance, which results in increased switching ripple in the winding currents, leading to higher losses and poorer efficiencies.

[0009] Power converters may also often employ current-doubler rectifiers coupled to the secondary winding of a transformer. The transformer is employed typically to accommodate widely dissimilar input and output terminal voltages. The current-doubler rectifiers interleave two currents to produce an output current with double the ripple frequency. A current-doubler rectifier can produce a low output voltage at high current with reduced losses in the secondary winding of the transformer. To produce higher levels of current interleaving to improve output voltage filtering, however, multiple power converters are often coupled in parallel, which results in replication of similar parts to form the power converter topology.

[0010] Multiphase power converter topologies can thus provide highly desirable power converter designs, not only for small size, but also for the ability to provide fast response times for a controller regulating the output voltage thereof. A power converter that combines the advantages of an interleaving, multiphase power converter topology with integrated magnetics and a current multiplying rectifier is not presently available for the more severe applications that lie ahead.

[0011] Accordingly, what is needed in the art is a power converter topology that employs a switching circuit and a rectifier such as a current multiplying rectifier that can provide higher levels of interleaving without the component replication that is necessary using presently available power converter circuits such as current-doubler rectifiers.

Summary of the Invention

[0012] These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by advantageous embodiments of the present invention that include a power converter having input and output nodes and a method of operating the same. In one embodiment, the power converter includes a switching circuit including first, second and third active phase legs. Each of the first, second and third active legs includes a first switch coupled to one of the input nodes and a second switch coupled to another of the input nodes and has a common switching node therebetween. The power converter further includes a magnetic device including first, second and third primary windings, and first, second and third secondary windings. The first, second and third primary windings are coupled to the common switching node of the first, second and third active phase legs, respectively. The power converter still further includes a rectifier including first, second and third rectifier elements interposed between the first, second and third secondary windings, respectively, and one of the output nodes.

[0013] The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

Brief Description of the Drawings

[0014] For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

[0015] FIG. 1 illustrates a schematic diagram of an embodiment of a power converter constructed according to the principles of the present invention;

[0016] FIG. 2 illustrates a timing diagram demonstrating an exemplary operation of portions of a power converter constructed according to the principles of the present invention;

[0017] FIG. 3 illustrates a perspective view of an embodiment of a magnetic device constructed according to the principles of the present invention;

[0018] FIG. 4 illustrates a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention;

[0019] FIG. 5 illustrates an equivalent circuit diagram of portions of the power converter of FIG. 4;

[0020] FIG. 6 illustrates a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention;

[0021] FIG. 7 illustrates an equivalent circuit diagram of portions of the power converter of FIG. 6;

[0022] FIG. 8 illustrates a timing diagram demonstrating an exemplary operation of portions of the power converter of FIG. 6;

[0023] FIG. 9 illustrates a graphical representation of a ratio of a peak-to-peak change in flux in a common leg of a magnetic device to a peak-to-peak change in flux in an outer leg of a magnetic device in accordance with the principles of the present invention;

[0024] FIGS. 10 to 12 illustrate equivalent circuit diagrams of embodiments of magnetic devices constructed according to the principles of the present invention;

[0025] FIG. 13 illustrates a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention;

[0026] FIG. 14 illustrates a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention;

[0027] FIG. 15 illustrates an equivalent circuit diagram of portions of the power converter of FIG. 14;

[0028] FIGS. 16 and 17 illustrate timing diagrams and current waveforms demonstrating an exemplary operation of portions of a power converter constructed according to the principles of the present invention;

[0029] FIG. 18 illustrates a timing diagram demonstrating an exemplary operation of portions of a power converter constructed according to the principles of the present invention; and

[0030] FIGS. 19A and 19B illustrate exploded and assembled perspective views of an embodiment of a magnetic device constructed according to the principles of the present invention.

Detailed Description of Illustrative Embodiments

[0031] The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention. Unless otherwise provided, like designators for devices employed in different embodiments illustrated and described herein do not necessarily mean that the similarly designated devices are constructed in the same manner or operate in the same way. It should also be understood that the use of the terms such as “first” and “second” are employed for purposes of explanation and clarity, and reversing such designations when referring to device(s) is well within the broad scope of the present invention.

[0032] The present invention will be described with respect to an exemplary embodiment in a specific context, namely, a power converter employing a switching circuit and a rectifier such as a current multiplier rectifier. The particular embodiment described herein is a multiphase, interleaved dc-dc power converter topology including integrated magnetics to combine multiple transformers and inductors into one magnetic core and a current multiplier rectifier. The principles of the present invention may be applied to other magnetic device construction arrangements, for example, inclusion of a plurality of magnetic cores in the design of an isolation transformer, thereby employing less magnetic integration, as well as inclusion of one or more separate inductors not integrated with a transformer.

[0033] Referring now to FIG. 1, illustrated is a schematic diagram of an embodiment of a power converter constructed according to the principles of the present invention. The power converter includes a switching circuit (e.g., a multiphase, phase-shifted full bridge, designated “PSFB”) including high-side switches S_1p, . . . , S_mp(also referred to as “first switches”) and low-side switches S_1n, . . . , S_mn(also referred to as “second switches”) on the primary side of a magnetic device (e.g., transformer embodied in a matrix integrated magnetic device designated “MIM”) forming active phase legs (also referred to as “first, second, . . . active phase legs”) thereof. The power converter also includes a rectifier such as a current-multiplier rectifier (designated “CMR”) including rectifier elements such as synchronous rectifier switches SR₁, . . . , SR_m, on the secondary side of the transformer. The high-side and low-side switches of the active phase legs have common switching nodes N_c1, . . . , N_cmtherebetween. In alternative embodiments, other active phase leg structures using at least two active switches can be employed such as half bridge switching circuits employing symmetrical or asymmetrical switching arrangements, or in active clamp switching circuits, which are well known in the art. The current multiplier rectifier can be implemented with synchronous rectifier switches as illustrated or, in an alternative embodiment, with diodes.

[0034] The transformer, embodied in matrix integrated magnetics, provides galvanic isolation between the primary and secondary sides thereof, and multiphase inductors (not shown) in addition to the inductance inherent in the transformer may be used to filter the load current. A source of electrical power (represented by a battery) supplies an input voltage V_into the power converter at first and second input nodes N_i1, N_i2. The power converter provides an output voltage V_ovia first and second output nodes N_o1, N_o2, preferably filtered with an output filter capacitor C_out. The phase-shifted full-bridge is coupled to primary terminals T_p1, . . . , T_pmof the matrix integrated magnetic device and the current multiplier rectifier is coupled to secondary terminals T_s1, . . . , T_smof the matrix integrated magnetic device. Stated another way, primary windings (also referred to as “first, second, . . . primary windings”) of the magnetic device are coupled to the common switching nodes of respective active phase legs of the switching circuit. Additionally, secondary windings (also referred to as “first, second, . . . secondary windings”) of the magnetic device are coupled to respective rectifying elements of the rectifier, which are coupled to an output node of the power converter. Essentially, a core of the matrix integrated magnetic device integrates an m-phase transformer and m interleaving inductors in a single magnetic structure.

[0035] Turning now to FIG. 2, illustrated is a timing diagram demonstrating an exemplary operation of portions of a power converter constructed according to the principles of the present invention. Reference may be made to the devices of FIG. 1 in connection with the timing diagrams to facilitate an understanding of the exemplary operation of the power converter. The timing diagrams demonstrate various control signals such as gating signals to selected devices in the power converter. The switches in each active phase leg of the switching circuit are preferably gated to be complementary to each other as illustrated therein. In other words, the switches in each active phase leg of the switching circuit are preferably enabled to conduct in a complementary manner. In other embodiments, other control schemes may be used such as a providing substantial dead time between the closure of the high-side and low-side switches. An example of another control scheme is disclosed in U.S. Pat. No. 6,483,724, entitled DC/DC ZVS Full Bridge Converter Power Supply Method and Apparatus, to B. O. Blair, et al., issued Nov. 19, 2002, which is incorporated herein by reference.

[0036] The input-output voltage relationship for the power converter may be determined from the duty cycle D of the gating signals g_1n, . . . , g_mn, applied to the low-side switches S_1n, . . . , S_mnof the switching circuit, and the turns ratio N_p/N_sof the magnetic device (e.g., transformer). For simplicity, although without restriction, it is assumed herein that a single transformer turns ratio N_p/N_scan be used to describe the windings thereof. Multiphase interleaving may be advantageously achieved by shifting the gating signals between active phase legs by T_s/m where T_srepresents the switching period of the switches of the switching circuit. The gating signals gr₁, . . . , gr_m, for the synchronous rectifier switches SR₁, . . . , SR_m, on the secondary side of the magnetic device are substantially similar to the gating signals g_1p, . . . , g_mp, of the high-side switches S_1p, . . . , S_mpon the primary side of the magnetic device, with appropriate delays applied to the turn-on and turn-off waveform edges to account for non-zero switching transition intervals. Thus, the high-side (or first) switches of the active phase legs (e.g., first and second active phase legs) begin conducting substantially concurrently with the respective synchronous rectifier switches (e.g., first and second rectifier elements) of the rectifier. Thus, the switches of the active phase legs are controlled (by, for instance, a feedback controller) to selectively impress an input voltage across a primary winding of the magnetic device and an output voltage of the power converter is provided via rectifier elements (e.g., synchronous rectifier switches) coupled to a secondary winding of the magnetic device.

[0037] The gating signals with duty cycle D applied to the low-side switches, in the aforementioned description, can alternatively be applied to the high-side switches while their respective complements are applied to the low-side switches. The gating signals for the synchronous rectifier switches on the secondary side of the magnetic device will be, in this case, concurrent with the low-side switches on the primary side of the magnetic device with appropriate delays. Thus, the low-side (or second) switches of the active phase legs (e.g., first and second active phase legs) begin conducting substantially concurrently with the respective synchronous rectifier switches (e.g., first and second rectifier elements) of the rectifier. The windings of the magnetic device, in this case, will be in an opposite sense to the example described above. In other words, the dot notations for the primary or the secondary windings or both may be reversed from that shown in FIG. 1. The choice of applying the gating signals with duty cycle D to the high-side switches or to the low-side switches should be driven by system optimization constraints.

[0038] Turning now to FIG. 3, illustrated is a perspective view of an embodiment of a magnetic device constructed according to the principles of the present invention. The magnetic device is constructed as a matrix integrated magnetic device with a core or core structure (designated “CORE”) as illustrated therein. The matrix integrated magnetic device includes m outer legs (one of which is designated “OL”), preferably a single center or common leg (designated “CL”), and a top plate (designated “TP”). Each outer leg preferably accommodates a primary winding (one of which is designated “PRI”) and a secondary winding (one of which is designated “SEC”) with turns N_pand N_s, respectively. A plurality of core structures may be used in alternative embodiments to synthesize a matrix integrated magnetic device for an m-phase isolated current-multiplier rectifier coupled thereto. The winding directions and terminal connections for the primary and secondary windings may be determined according to the dot notation illustrated with respect to FIG. 1. Other physical configurations for the matrix integrated magnetic device may be used such as provided in the following references, namely, U.S. Pat. No. 6,873,237, entitled Core Structure, to S. Chandrasekaran, et al., issued Mar. 29, 2005, U.S. Pat. No. 7,046,523, entitled Core Structure and Interleaved DC-DC Converter Topology, to J. Sun, et al., issued May 16, 2006, U.S. Pat. No. 6,980,077, entitled Composite Magnetic Core for Switch-Mode Power Converters, to S. Chandrasekaran, et al., issued Dec. 27, 2005, U.S. Pat. No. 7,280,026, entitled Extended E Matrix Integrated Magnetics (MIM) Core, to S. Chandrasekaran, et al., issued Oct. 9, 2007, and U.S. Pat. No. 7,321,283, entitled Vertical Winding Structures For Planar Magnetic Switched-Mode Power Converters, to V. Mehrotra, et al., issued Jan. 22, 2008, all of which are incorporated herein by reference.

[0039] A principle of operation of a two-phase embodiment of an isolated current-multiplier rectifier with a matrix integrated magnetic device can be described as follows. A continuous current conduction mode of operation is assumed, without limitation, for the power converter. The derivation of secondary currents is explained later below. Complementary switching of the switches in each active phase leg of the switching circuit results in the dotted end of each primary winding being tied to either the positive or the negative rail of a source of electrical power providing an input voltage V_inat substantially any point of time. Hence, the voltage between the midpoints of any given pair of active phase legs or the dotted ends of any given pair of primary windings is equal to 0, +V_inor −V_in, except of course, during the brief switching transition intervals.

[0040] Turning now to FIG. 4, illustrated is a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention. The power converter includes a switching circuit (e.g., a multiphase, phase-shifted full bridge, designated “PSFB”) including high-side switches S_1p, S_2p(also referred to as “first switches”) and low-side switches S_1n, S_2n(also referred to as “second switches”) on the primary side of a magnetic device (e.g., transformer embodied in a matrix integrated magnetic device designated “MIM”) forming active phase legs (also referred to as “first, second, . . . active phase legs”) thereof. The power converter also includes a rectifier such as a current-multiplier rectifier (designated “CMR”) including rectifier elements such as synchronous rectifier switches SR₁, SR₂, on the secondary side of the magnetic device. The high-side and low-side switches of the active phase legs have common switching nodes N_c1, N_c2therebetween. As illustrated, one of the high-side and low-side switches S_1p, S_2nare on, and the other of the high-side and low-side switches S_2p, S_1nare off. Accordingly, a first synchronous rectifier switch SR₁is on, and a second synchronous rectifier switch SR₂is off. The remaining elements are analogous to the devices of FIG. 1 and, in the interest of brevity, will not hereinafter be described.

[0041] With reference to FIG. 5, illustrated is an equivalent circuit diagram of portions of the power converter of FIG. 4. In particular, an equivalent circuit of the matrix integrated magnetic device under selected switching conditions with a voltage v_pri1across the first primary winding (designated “PRI1”), a voltage v_pri2across the second primary winding (designated “PRI2”), a voltage v_sec1across the first secondary winding (designated “SEC1”), and a voltage v_sec2across the second secondary winding (designated “SEC2”) is shown therein. The primary windings PRI1, PRI2 are coupled in series with the source of electrical power (represented by a battery) and the first secondary winding SEC1 is coupled across the output capacitor C_outand the first and second output nodes N_o1, N_o2supplying the output voltage V_o. The following equations describe the voltages across windings of the matrix integrated magnetic device:

[0042]

υ_{\sec 1} = - V_{o}, υ_{pri 1} = - \frac{N_{p}}{N_{s}} \cdot V_{o}, υ_{pri 2} = V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}, and

υ_{\sec 2} = (V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}) \cdot \frac{N_{s}}{N_{p}} .

[0043] The magnetic flux in the outer legs of the matrix integrated magnetic device corresponding to the windings shown above is described by the equations:

[0044]

N_{s} \cdot \frac{ⅆ Φ_{1}}{ⅆ t} = υ_{\sec 1} = - V_{o}, and

N_{s} \cdot \frac{ⅆ Φ_{2}}{ⅆ t} = υ_{\sec 2} = (V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}) \cdot \frac{N_{s}}{N_{p}} .

[0045] Turning now to FIG. 6, illustrated is a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention. The aforementioned analysis can be extended to three active phase legs with three primary and secondary windings switched as illustrated with respect to FIG. 6. Of course, circuit extensions to more than three active phase legs are well within the broad scope of the present invention.

[0046] With reference to FIG. 7, illustrated is an equivalent circuit diagram of portions of the power converter of FIG. 6. In particular, an equivalent circuit diagram of the matrix integrated magnetic device is highlighted with respect to FIG. 7. The voltages across the primary and secondary windings and, correspondingly, the outer leg flux dynamics are described by the equations below:

[0047]

υ_{\sec 1} = υ_{\sec 2} = N_{s} \cdot \frac{ⅆ Φ_{1}}{ⅆ t} = N_{s} \cdot \frac{ⅆ Φ_{2}}{ⅆ t} = - V_{o}, υ_{pri 1} = υ_{pri 2} = - \frac{N_{p}}{N_{s}} \cdot V_{o}, υ_{pri 3} = (V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}), υ_{\sec 3} = N_{s} \cdot \frac{ⅆ Φ_{3}}{ⅆ t} = (V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}) \cdot \frac{N_{s}}{N_{p}},

where N_prepresents the turns for the primary windings and N_srepresents the turns for the secondary windings.

[0048] As illustrated, when an active phase leg is tied to the positive rail by turning on the high-side switch and turning off the low-side switch, the associated synchronous rectifier on the secondary side of the matrix integrated magnetic device is also turned on, clamping the voltage across the secondary winding to the output voltage V_o. Accordingly, the corresponding voltage across the associated primary winding is clamped to the output voltage V_o(reflected to the primary side of the matrix integrated magnetic device) scaled by the turns ratio of the leg of the matrix integrated magnetic device coupled to the corresponding active phase leg of the switching circuit. In the absence of a synchronous rectifier switch, the corresponding diode will be forward biased, thereby similarly clamping the voltage across the secondary winding to the output voltage V_o. The voltage across the other primary windings, which correspond to active phase legs that are tied to the negative rail, is the difference between the input voltage V_inand the output voltage V_oreflected to the primary winding of the matrix integrated magnetic device coupled to the corresponding active phase leg of the switching circuit.

[0049] The aforementioned operation essentially causes a positive voltage to be applied to the windings when the respective active phase leg is tied to the negative rail, and a negative voltage applied when the respective active phase leg is tied to the positive rail. This convention can, however, be reversed simply by reversing the winding directions of the primary or secondary windings of the matrix integrated magnetic device.

[0050] With reference to FIG. 8, illustrated is a timing diagram demonstrating an exemplary operation of portions of the power converter of FIG. 6. The positive and negative voltage excursions across the windings result in a linear rise and fall of the outer leg magnetic fluxes as illustrated in FIG. 8 for a three-phase isolated current-multiplier rectifier. The waveforms designated g_1n, g_2n, and g_3nare low-side switch gate-drive voltage waveforms; the waveforms designated g_1p, g_2p, and g_3pare high-side switch gate-drive voltage waveforms; the waveforms designated g_r1, g_r2, and g_r3are synchronous rectifier gate-drive voltage waveforms; the waveforms designated Φ₁, Φ₂, and Φ₃are outer leg magnetic device fluxes, and Φ_cis the center leg magnetic device flux. The outer leg magnetic device fluxes are additive in the center leg thereof. Due to phase shift, the switching ripple in the center-leg flux is significantly reduced, resulting in reduced center-leg core loss.

[0051] Turning now to FIG. 9, illustrated is a graphical representation of a ratio of a peak-to-peak change in flux in a common leg of a magnetic device (e.g., transformer embodied in a matrix integrated magnetic device) to a peak-to-peak change in flux in an outer leg of a magnetic device in accordance with the principles of the present invention. More specifically, the illustrated embodiment provides a graphical representation as a function of duty cycle D of the ratio of the peak-to-peak change in flux ΔΦ_cin the common leg of the magnetic device to the peak-to-peak change in flux ΔΦ_Lin one of the outer legs thereof. The three cases shown in the graphical representation are for a power converter with two, three, or four primary legs (i.e., m=2, 3, or 4). For two primary legs (m=2), the peak-to-peak change in flux in the common leg is zero at 50% duty cycle, whereas for three primary legs (m=3), the peak-to-peak change in flux in the common leg is zero at 33% duty cycle. For the case of four primary legs (m=4), the peak-to-peak change in flux in the common leg is zero at 25% duty cycle and so on. For the general case of m phases, the zero ripple points are at duty cycles 1/m, 2/m etc. At these zero-ripple operating points, not only is core loss, which is substantially dependent on high-frequency flux change in the core, substantially reduced, but the need for output filtering elements to reduce output ripple voltage from the power converter is also correspondingly reduced. In particular, the core loss in the common leg, top plate and the base of the core is substantially reduced at these operating points. In addition, since the flux in the common leg is substantially constant, there is substantially no power loss due to eddy current induction in conductors in close proximity to fringing flux.

[0052] A 50% duty cycle operating point is not a practical operating point for a two-phase power converter employing a full-bridge topology, because the power converter is not operable with a duty cycle greater than 50%. A power converter with two legs, therefore, cannot take practical advantage of zero output ripple for this operating condition, particularly a power converter with a varying duty cycle to regulate an output characteristic such as output voltage. For three or more primary legs, however, the power converters described hereinabove are operable at and beyond the zero-ripple operating points. By following the principles of the present invention, not only can an operating point be selected to substantially and practically reduce core losses in the transformer, but the size of output filtering components can also be substantially and practically reduced due to reduced output ripple voltage. These characteristics of reduced losses and smaller filtering components cannot be advantageously employed with a phase-shifted full bridge employing two phases.

[0053] Returning to the principles of operation associated with a power converter as described herein, the input-output voltage relationship can be determined by applying a volt-second balance constraint on the outer leg flux waveforms as follows:

[0054]

υ_{pri, k} = V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}, 0 < t < D \cdot T_{s} (S_{kn} is on, and S_{kp} is off), υ_{pri, k} = - \frac{N_{p}}{N_{s}} \cdot V_{o}, D \cdot T_{s} < t < T_{s} (S_{kn} is on, and S_{kp} is off), \int_{T_{s}} υ_{pri, k} \cdot ⅆ t = 0 = \int_{T_{s}} υ_{\sec, k} \cdot ⅆ t, (V_{i n} - \frac{N_{p}}{N_{s}} \cdot V_{o}) \cdot D - \frac{N_{p}}{N_{s}} \cdot V_{o} \cdot (1 - D) = 0,

wherein S_knrepresents the low-side switches and S_kprepresents the high-side switches and k is 1 through m depending on the active phase leg of the switching circuit.

[0055] Thus, the resulting input/output voltage relationship, which depends on the switch duty cycle D, is:

[0056]

V_{o} = D \cdot \frac{N_{s}}{N_{p}} \cdot V_{i n} .

[0057] Turning now to FIGS. 10 and 11, illustrated are equivalent circuit diagrams of an embodiment of a magnetic device constructed according to the principles of the present invention. More specifically, FIG. 10 illustrates a reluctance equivalent magnetic circuit with magnetomotive force sources in a core of the magnetic device. The magnetic flux in the core of the magnetic device is driven by the magnetomotive force sources (designated F₁, . . . , F_m) created by the winding currents of the magnetic device. The magnetomotive force sources and fluxes including outer leg fluxes (designated Φ₁, Φ₂, . . . , Φ_m) are related by the reluctance matrix of the core of the magnetic device. Each outer leg of the core with primary and secondary windings results in as many magnetomotive force sources as the outer legs.

[0058] Assume that R_Oand R_Crepresent the magnetic reluctances (assumed to be linear, without restriction) of the outer legs and the center leg of the core, respectively, and let the currents i_Lk, k=1, . . . , m, represent filter inductor currents reflected to the primary side of the magnetic device corresponding to each interleaving phase. The filter inductor currents, reflected to the secondary side of the magnetic device, are shared among rectifier elements to generate the output load current.

[0059] The following equations describe the resulting fluxes Φ_k, k=1, . . . , m, in the outer legs of the core represented by the equivalent circuit illustrated in FIG. 10:

[0060]

[\begin{matrix} F_{1} \\ F_{2} \\ ⋮ \\ F_{m} \end{matrix}] = [\begin{matrix} R_{o} + R_{c} & R_{c} & \dots & R_{c} \\ R_{c} & R_{o} + R_{c} & \dots & R_{c} \\ ⋮ & ⋮ & ⋰ & ⋮ \\ R_{c} & R_{c} & \dots & R_{o} + R_{c} \end{matrix}] \cdot [\begin{matrix} Φ_{1} \\ Φ_{2} \\ ⋮ \\ Φ_{m} \end{matrix}],

where,
F_k=N_pi_Lk,
and k=1, . . . , m. The quantities F_kin the equation above represent magnetomotive forces in the core driving the fluxes.

[0061] An equivalent circuit showing the filter inductors is illustrated with reference to FIG. 11. The winding currents are derived from the inductor currents according to the corresponding switching state. The circuit elements L₁, . . . , L_min FIG. 11 represent filter inductances effectively coupled across the windings of the magnetic device (e.g., transformer) referenced to the primary side thereof. The currents I_L1, . . . , I_Lmrepresent circuit currents flowing through the inductances. In addition to the filter inductors, the matrix integrated magnetic device may also integrate m transformers. The transformer operation is accounted for by magnetizing inductors that generate the flux that couples the primary and secondary windings. The practicality of imperfect magnetic coupling between the primary and secondary windings is accounted for by leakage inductances for each pair of the primary and secondary windings.

[0062] Turning now to FIG. 12, illustrated is an equivalent circuit diagram of a matrix integrated magnetic device with filter inductors (designated “L₁, . . . , L_m”), magnetizing inductances (designated “L_M1, . . . , L_Mm”) and leakage inductances (designated “L_lk1, . . . , L_lkm”). The leakage inductances enable substantially zero voltage switching for the switches of a power converter without the need for any external components. As a result, the switching stresses are reduced and the need for snubber elements is often eliminated. Zero voltage switching allows the use of a higher switching frequency which reduces the size and weight of the output filter elements thereby achieving greater power density while maintaining high efficiency.

[0063] Turning now to FIG. 13 illustrated is a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention. In addition to the inductances L₁, . . . , L_millustrated within the magnetic device (e.g., transformer) of FIG. 11, the power converter of the illustrated embodiment includes additional discrete inductors L_dis1, L_dis2to supplement the overall inductance of the power converter. Of course, any number of discrete inductors can be added to the power converter to, for instance, match the active phase legs of the switching circuit. The additional inductors reduce the effective filter inductance, thereby providing the capability to store additional magnetic energy.

[0064] Turning now to FIG. 14, illustrated is a schematic diagram of another embodiment of a power converter constructed according to the principles of the present invention. More particularly, the switching circuit (designated “PSFB”) employs a switching scheme wherein a third high-side switch S_3pis turned on and first and second high-side switches S_1p, S_2pare turned off. Accordingly, a third synchronous rectifier switch SR₃in a rectifier such as a current-multiplier rectifier (designated “CMR”) on the secondary side of the magnetic device (designated “MIM”) conducts.

[0065] With reference to FIG. 15, illustrated is an equivalent circuit diagram of portions of the power converter of FIG. 14. More particularly, the equivalent circuit diagram illustrates the magnetic device under the switching conditions introduced above. Under each switching condition, the primary and secondary currents can be determined according to the polarity of the winding voltages and the on/off state of the corresponding switches. As illustrated, an inductor current i_L1freewheels through the corresponding primary winding while the other inductor currents i_L2, i_L3are drawn from the input voltage V_infrom the source of electrical power (represented by a battery). Hence, under the prescribed switching condition, the second and third active phase legs are transferring power from the primary to the secondary side of the magnetic device and the first active phase leg is freewheeling the inductor current i_L1to the load.

[0066] The inductor currents i_L1, . . . , i_Lmare determined from the reluctance equivalent circuit diagram as analogously illustrated with respect to FIG. 10 and as given below (designated EQN A):

[0067]

[\begin{matrix} i_{L 1} \\ i_{L 2} \\ ⋮ \\ i_{Lm} \end{matrix}] = \frac{1}{N_{p}} \cdot [\begin{matrix} R_{o} + R_{c} & R_{c} & \dots & R_{c} \\ R_{c} & R_{o} + R_{c} & \dots & R_{c} \\ ⋮ & ⋮ & ⋰ & ⋮ \\ R_{c} & R_{c} & \dots & R_{o} + R_{c} \end{matrix}] \cdot [\begin{matrix} Φ_{1} \\ Φ_{2} \\ ⋮ \\ Φ m \end{matrix}] .

[0068] As illustrated with respect to FIGS. 14 and 15, the load current is equal to the sum of the inductor currents reflected to the secondary side. This is analogously true of most, if not all, switching configurations (except of course, brief switching transition intervals) with the difference being the sharing of the load current between the interleaving phases.

[0069] Turning now to FIGS. 16 and 17, illustrated are timing diagrams and current waveforms demonstrating an exemplary operation of portions of a power converter (see, for instance, FIG. 14) constructed according to the principles of the present invention. Two switching conditions with a different sharing of load current as a result of different switch duty cycles are shown in FIGS. 16 and 17. FIG. 16 illustrates the case where the duty cycle D is less than ⅓, and FIG. 17 illustrates the case where the duty cycle D is between ⅓ and ⅔. In the illustrated embodiments, the waveforms g_1n, g_2n, g_3nrepresent control signals (i.e., gating signals represented by gate-drive waveforms) for the low-side switches of a switching circuit, and the waveforms i_s1, i_s2, i_s3represent secondary-side winding currents resulting from switching in different legs of the switching circuit. The load current, which is the sum of the currents in the secondary side of a magnetic device, can be obtained from EQN A provided above as follows:

[0070]

\begin{matrix} i_{o} = \sum_{k = 1}^{m} i_{sk} \\ = \frac{N_{p}}{N_{s}} \cdot \sum_{k = 1}^{m} i_{Lk} \\ = \frac{(R_{o} + m \cdot R_{c})}{N_{s}} \cdot \sum_{k = 1}^{m} Φ_{k} \\ = \frac{(R_{o} + m \cdot R_{c})}{N_{s}} \cdot Φ_{c} . \end{matrix}

It can be seen from the aforementioned equation that the load current is directly proportional to the center-leg flux of a magnetic device, which in turn has significantly reduced switching ripple due to interleaving of the outer-leg fluxes as illustrated and described with respect to FIG. 8. Hence, the load current is synthesized from the interleaved inductor currents, thereby resulting in reduced switching ripple and increased ripple frequency, and greatly reducing the size of components necessary to filter the load current.

[0071] Turning now to FIG. 18, illustrated is a timing diagram demonstrating an exemplary operation of portions of a power converter constructed according to the principles of the present invention. More specifically, the timing diagram provides control signals (e.g., gating signals) for a multi-phase (e.g., four-phase) power converter employing integrated magnetics and a current multiplier rectifier (see, for instance, FIG. 1). The gating signals for the switches in the active phase legs for a four-phase power converter according to the present invention can be generated from control signals produced by commonly used controllers for a pair of two-leg, phase-shifted full bridge power converters (see designations PSFB-1 and PSFB-2) by using a simple logic arrangement.

[0072] The gating signals for the switches in the active phase legs from such a controller are typically shifted in phase by the duty cycle D of the power converter. The duty cycle of the gating signals for a switching circuit with two active phase legs is substantially 50%, recognizing brief delays to prevent switch conduction overlap and to accommodate possible zero-voltage or reduced-voltage switching. Control signals A₁, B₁and control signals A₂, B₂represent gating signals with 50% duty cycle generated by two such controllers. The gating signals A₁, B₁are shifted in phase by a duty cycle D and so are the gating signals A₂, B₂. The gating signals for the active phase legs of a multi-phase power converter represented by s₁, s₂, s₃and s₄can be generated from the control signals A₁, B₁, A₂, B₂by using simple combinatorial logic. The designators APL1 through APL4 represent segments of the gating signals A₁, B₁, A₂, B₂and their respective complements that generate the gating signals s₁, s₂, s₃and s₄of the active phase legs of the multi-phase power converter constructed according to the principles of the invention. A phase shift of one quarter of a switching period between the gating signals A₁, B₁and the gating signals A₂, B₂to control the timing can be implemented using a delay circuit, or by using an oscillator running at four times the switching period of the power converter to initiate the switching period for the controller, as is well known in the art.

[0073] The gating signals s₁, s₂, s₃, s₄for the first, second, third and fourth active phase legs are applied to the low-side (or second) switches while their complements are applied to the high-side (or first) switches of the active phase legs. The gating signals applied to the high side switches are concurrently applied to the synchronous rectifier switches of the current multiplier rectifier on the secondary side of the magnetic device. As illustrated, the first switch of an active phase leg on the primary side of a magnetic device begins to conduct substantially concurrently with a corresponding rectifier element on a secondary side of the magnetic device. For purposes of understanding an exemplary operation of the power converter, the switching transitions and conduction periods for the low-side switches of the first, second, third and fourth active phase legs are designated APL1, APL2, APL3, APL4, respectively. The gating signals of the high-side switches of the first, second, third and fourth active phase legs and the corresponding synchronous rectifiers on the secondary side of the magnetic device are the complements of that applied to the low-side switches of the active phase legs. The complements of the control signals in FIG. 18 are indicated with a bar above the letter identifying the signal, and the dot operator between two symbols indicates the logical “and” operation.

[0074] Turning now to FIGS. 19A and 19B, illustrated are exploded and assembled perspective views of an embodiment of a magnetic device constructed according to the principles of the present invention. The illustrated embodiment represents a transformer embodied in a four-phase, matrix integrated magnetic device constructed according to the principles of the present invention. The transformer includes an I-core section 1610, an E-core section 1620, a center or common leg 1630 and a plurality (e.g., four) of outer legs (one of which is designated 1640). A primary winding (one of which is designated 1650) encircles an outer leg 1640, and a secondary winding (one of which is designated 1660) encircles the primary winding 1650. Other core configurations can be constructed that are operationally equivalent to the embodiment illustrated herein. For example, the outer legs can be located on the same side of the common leg and the geometry of the core structure can be constructed in a circular arrangement rather than the rectangular shape (of the I-core section in a planar view) as indicated herein.

[0075] Thus, a power converter topology has been introduced with a switching circuit coupled to a rectifier such as a current multiplying rectifier via a magnetic device. The switching circuit (e.g., a phase-shifted full bridge) includes a plurality of active phase legs, wherein each active phase leg includes a first switch coupled to a first input node and a second switch coupled to a second input node of the power converter. The first and second switches are coupled together at a common switching node of the respective active phase leg.

[0076] In an exemplary embodiment, the magnetic device is a transformer with a core and at least two legs, wherein each core leg is surrounded by a primary winding and an associated secondary winding. One terminal of the primary winding is coupled to one of the common switching nodes of the switching circuit and the other terminal of the primary winding is coupled to a common node of the primary windings. One terminal of the secondary winding of the transformer is coupled to the current multiplying rectifier (including rectifier elements such as synchronous rectifier switches or diodes) and the other terminal of the secondary winding is coupled to an output node of the power converter. Of course, it is understood that additional stages of filtering or other devices may be added between the secondary winding and the output node of the power converter without departing from the spirit and scope of the present invention. The transformer may be constructed as a matrix integrated magnetic device, wherein the transformer core includes a common leg and an air gap. In a preferred embodiment, at least one inductor with a core separate from the core of the transformer is parallel-coupled with a winding thereof to enhance energy storage capability thereof.

[0077] In an exemplary embodiment, the active phase legs of the switching circuit are switched in a phase-shifted switching pattern, although other switching patterns may be used to accommodate a particular application. The first and second switches in an active phase leg may be enabled to conduct in a complementary manner. The active phase legs may be switched substantially with one switch in an active phase leg enabled to conduct at a time.

[0078] In an exemplary embodiment, the isolated current multiplier rectifier includes three rectifier circuits coupled to secondary windings of the transformer. Some of the features of an isolated current multiplier rectifier include multiphase pulse-width modulation for inductor current interleaving, which results in lower switching ripple in the load current. Hence, the power converter may employ smaller output capacitors for a given output voltage ripple specification. Additionally, higher efficiency can result due to the multiple parallel paths for the load current, resulting in reduced conduction loss in semiconductor devices employed with the isolated current multiplier rectifier. A lower switching frequency for a given ripple specification can result in reduced switching losses. Substantially zero-voltage switching for the switches of the switching circuit can be achieved due to complementary switching of switch pairs in the active phase legs thereof. Improved control bandwidth can be realized due to the increased ripple frequency over the switching frequency by a factor equal to the number of the interleaving phases. High power density due to smaller magnetic devices and output capacitance and due to higher efficiency is also possible.

[0079] Matrix integrated magnetics is a technique to develop cellular, scalable magnetic assemblies that integrate multiple transformers and inductors in a single magnetic core. The core structure with planar windings and used with an isolated current multiplier rectifier includes a plurality of outer legs, at least equal to the number of interleaving phases, and a shared, air-gapped, common leg that may include a distributed air gap and may include different permeability material, etc. A top core plate can serve as the flux return path in the core, or a flux path can be returned through the air. Multiple outputs from a power converter can be accommodated by adding secondary windings to the outer legs. Some of the advantages of the core structure over a discrete core structure include a low profile due to a large common leg cross sectional area, a shorter core air gap and improved transformer window utilization, and uniform core flux distribution and lower core losses. The core structure of the matrix integrated magnetic device also accommodates multiphase pulse-width modulation resulting in interleaving of outer leg fluxes in a common leg, leading to lower ripple in the common leg flux. It is understood by those skilled in the art that a single or multiple-turn common leg winding, in addition to the outer leg windings, may be used in an isolated current multiplier rectifier to improve filtering, among other advantages. It is further understood that an isolated current multiplier rectifier may include any number of phases, and is not limited to the number of phases illustrated and described herein. Additionally, the switch modulation scheme is not limited to the phase-shifted method described herein; and other switching modulation schemes may be used to advantage.

[0080] Those skilled in the art should understand that the previously described embodiments of the switching circuit embodied in a switching circuit (e.g., a phase-shifted full bridge), rectifier embodied in the isolated current-multiplier rectifier and the magnetic device embodied in a transformer constructed as a matrix integrated magnetic device, and related methods of forming and operating the same, are submitted for illustrative purposes only. In addition, other embodiments capable of providing the advantages as described above are well within the broad scope of the present invention. While the circuit and magnetics designs have been described as providing advantages in the environment of a power converter and, more generally, a power supply, other applications therefor are well within the broad scope of the present invention.

[0081] For a better understanding of power electronics, see Principles of Power Electronics, by J. G. Kassakian, M. F. Schlecht and G. C. Verghese, Addison-Wesley (1991). For other references describing applicable topologies or related applications see U.S. Pat. No. 6,549,436, entitled Integrated Magnetic Converter Circuit and Method with Improved Filtering, to J. Sun, issued Apr. 15, 2003, U.S. Pat. No. 6,775,159, entitled Switching Power Converter Circuits Providing Main and Auxiliary Output Voltages,” to K. F. Webb, et al., issued Aug. 10, 2004, U.S. Pat. No. 5,555,494, entitled Magnetically Integrated Full Wave DC to DC Converter, to G. Q. Morris, issued Sep. 10, 1996, and U.S. Pat. No. 6,362,986, entitled Voltage Converter with Coupled Inductive Windings, and Associated Methods, to A. M. Schultz, et al., issued Mar. 26, 2002, all of which are incorporated herein by reference.

[0082] Also, although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, many of the topology, circuit and magnetic designs discussed above can be implemented in different methodologies and replaced by other topology, circuit and magnetic designs, or a combination thereof, to advantageously form power converters providing reduced output voltage ripple, improved efficiency, reduced size, and reduced costs as described herein.

[0083] Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims

Certificate of Correction present

The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.

What is claimed is:

1. A power converter having input and output nodes, comprising:

a switching circuit including first and second active phase legs, each of said first and second active phase legs having a first switch coupled to one of said input nodes and a second switch coupled to another of said input nodes and having a common switching node therebetween;

an integrated magnetic device, including:

a magnetic core having first and second outer legs along an outer edge of a base and a common leg spanning said first and second outer legs along another outer edge of said base,

first and second primary windings formed about said first and second outer legs, respectively, a terminal of each of said first and second primary windings being coupled to said common switching node of said first and second active phase legs, respectively, and

first and second secondary windings formed about said first and second outer legs, respectively, wherein said integrated magnetic device integrates a two-phase transformer to provide galvanic isolation between said primary and secondary windings with two-phase coupled inductors; and

a rectifier including first and second rectifier elements interposed between said first and second secondary windings, respectively, and one of said output nodes.

2. The power converter as recited in claim 1 wherein another terminal of each of said first and second primary windings is coupled together at a common node.

3. The power converter as recited in claim 1 wherein said first and second switches are enabled to conduct in a complementary manner.

4. The power converter as recited in claim 1 wherein said first and second rectifier elements are interposed between a terminal of said first and second secondary windings and said one of said output nodes, and another terminal of said first and second secondary windings is coupled to another of said output nodes.

5. The power converter as recited in claim 1 wherein said magnetic core has a top plate opposite said base that covers said first and second outer legs and said common leg.

6. The power converter as recited in claim 1 wherein said magnetic core has a top plate opposite said base that covers said first and second outer legs and said common leg with an air gap between said common leg and said top plate.

7. The power converter as recited in claim 1 wherein said first and second primary windings are encircled by said first and second secondary windings, respectively.

8. The power converter as recited in claim 1 wherein said first and second secondary windings include a tab configured to provide terminal connections therefor.

9. The power converter as recited in claim 1 wherein said first or second switch of said first active phase leg begins conducting substantially concurrently with said first rectifier element.

10. The power converter as recited in claim 1 further comprising another inductor coupled to said integrated magnetic device.

11. A method of operating a power converter having input nodes coupled to a source of electrical power and output nodes, comprising:

controlling a first switch coupled to one of said input nodes and a second switch coupled to another of said input nodes of a first active phase leg of a switching circuit to impress an input voltage from said source of electrical power across a first primary winding formed about a first outer leg along an outer edge of a base of a magnetic core of an integrated magnetic device, a terminal of said first primary winding being coupled to a common switching node between said first and second switches of said first active phase leg;

controlling a first switch coupled to one of said input nodes and a second switch coupled to another of said input nodes of a second active phase leg of a switching circuit to impress an input voltage from said source of electrical power across a second primary winding formed about a second outer leg along said outer edge of said base of said magnetic core of said integrated magnetic device, a terminal of said second primary winding being coupled to a common switching node between said first and second switches of said second active phase leg, said magnetic core of said integrated magnetic device having a common leg spanning said first and second outer legs along another outer edge of said base thereof;

providing an output voltage at said output nodes via first and second rectifier elements of a rectifier coupled to first and second secondary windings, respectively, formed about said first and second outer legs, respectively, of said magnetic core of said integrated magnetic device, wherein said integrated magnetic device integrates a two-phase transformer to provide galvanic isolation between primary and secondary windings with two-phase coupled inductors.

12. The method as recited in claim 11 wherein another terminal of each of said first and second primary windings is coupled together at a common node.

13. The method as recited in claim 11 wherein said first and second switches are enabled to conduct in a complementary manner.

14. The method as recited in claim 11 wherein said first and second rectifier elements are interposed between a terminal of said first and second secondary windings and said one of said output nodes, and another terminal of said first and second secondary windings is coupled to another of said output nodes.

15. The method as recited in claim 11 wherein said magnetic core has a top plate opposite said base that covers said first and second outer legs and said common leg.

16. The method as recited in claim 11 wherein said magnetic core has a top plate opposite said base that covers said first and second outer legs and said common leg with an air gap between said common leg and said top plate.

17. The method as recited in claim 11 wherein said first and second primary windings are encircled by said first and second secondary windings, respectively.

18. The method as recited in claim 11 wherein said first and second secondary windings include a tab configured to provide terminal connections therefor.

19. The method as recited in claim 11 wherein said first or second switch of said first active phase leg begins conducting substantially concurrently with said first rectifier element.

20. The method as recited in claim 11 further comprising supplementing an inductance of said integrated magnetic device.

Patent Citations (188)

Patent	Date	Inventor	Cited By
US1376978(A)	1921-05-01	Stoekle	Applicant
US3358210(A)	1967-12-01	Grossoehme	Applicant
US3433998(A)	1969-03-01	Woelber	Applicant
US3553620(A)	1971-01-01	Cielo et al.	Applicant
US3622868(A)	1971-11-01	Todt	Applicant
US3681679(A)	1972-08-01	Chung	Applicant
US3708744(A)	1973-01-01	Stephens et al.	Applicant
US4019122(A)	1977-04-01	Ryan	Applicant
US4075547(A)	1978-02-01	Wroblewski	Applicant
US4327348(A)	1982-04-01	Hirayama	Applicant
US4471423(A)	1984-09-01	Hase	Applicant
US4499481(A)	1985-02-01	Greene	Applicant
US4570174(A)	1986-02-01	Huang et al.	Applicant
US4577268(A)	1986-03-01	Easter et al.	Applicant
US4581691(A)	1986-04-01	Hock	Applicant
US4636823(A)	1987-01-01	Margalit et al.	Applicant
US4660136(A)	1987-04-01	Montorefano	Applicant
US4803609(A)	1989-02-01	Gillett et al.	Applicant
US4823249(A)	1989-04-01	Garcia, II	Applicant
US4887061(A)	1989-12-01	Matsumura	Applicant
US4899271(A)	1990-02-01	Seiersen	Applicant
US4903089(A)	1990-02-01	Hollis et al.	Applicant
US4922400(A)	1990-05-01	Cook	Applicant
US4999759(A)	1991-03-01	Cavagnolo et al.	Applicant
US5003277(A)	1991-03-01	Sokai et al.	Applicant
US5027264(A)	1991-06-01	DeDoncker et al.	Applicant
US5068756(A)	1991-11-01	Morris et al.	Applicant
US5106778(A)	1992-04-01	Hollis et al.	Applicant
US5126714(A)	1992-06-01	Johnson	Applicant
US5132888(A)	1992-07-01	Lo et al.	Applicant
US5134771(A)	1992-08-01	Lee et al.	Applicant
US5177460(A)	1993-01-01	Dhyanchand et al.	Applicant
US5182535(A)	1993-01-01	Dhyanchand	Applicant
US5206621(A)	1993-04-01	Yerman	Applicant
US5223449(A)	1993-06-01	Morris et al.	Applicant
US5231037(A)	1993-07-01	Yuan et al.	Applicant
US5244829(A)	1993-09-01	Kim	Applicant
US5291382(A)	1994-03-01	Cohen	Applicant
US5305191(A)	1994-04-01	Loftus, Jr.	Applicant
US5335163(A)	1994-08-01	Seiersen	Applicant
US5336985(A)	1994-08-01	McKenzie	Applicant
US5342795(A)	1994-08-01	Yuan et al.	Applicant
US5353001(A)	1994-10-01	Meinel et al.	Applicant
US5369042(A)	1994-11-01	Morris et al.	Applicant
US5374887(A)	1994-12-01	Drobnik	Applicant
US5399968(A)	1995-03-01	Sheppard et al.	Applicant
US5407842(A)	1995-04-01	Morris et al.	Applicant
US5468661(A)	1995-11-01	Yuan et al.	Applicant
US5508903(A)	1996-04-01	Alexndrov	Applicant
US5554561(A)	1996-09-01	Plumton	Applicant
US5555494(A)	1996-09-01	Morris	Examiner
US5610085(A)	1997-03-01	Yuan et al.	Applicant
US5624860(A)	1997-04-01	Plumton et al.	Applicant
US5663876(A)	1997-09-01	Newton et al.	Applicant
US5700703(A)	1997-12-01	Huang et al.	Applicant
US5712189(A)	1998-01-01	Plumton et al.	Applicant
US5719544(A)	1998-02-01	Vinciarelli et al.	Applicant
US5734564(A)	1998-03-01	Brkovic	Applicant
US5736842(A)	1998-04-01	Jovanovic	Applicant
US5742491(A)	1998-04-01	Bowman et al.	Applicant
US5747842(A)	1998-05-01	Plumton	Applicant
US5756375(A)	1998-05-01	Celii et al.	Applicant
US5760671(A)	1998-06-01	Lahr et al.	Applicant
US5783984(A)	1998-07-01	Keuneke	Applicant
US5784266(A)	1998-07-01	Chen	Applicant
US5804943(A)	1998-09-01	Kollman et al.	Applicant
US5815386(A)	1998-09-01	Gordon	Applicant
US5870299(A)	1999-02-01	Rozman	Applicant
US5886508(A)	1999-03-01	Jutras	Applicant
US5889298(A)	1999-03-01	Plumton et al.	Applicant
US5889660(A)	1999-03-01	Taranowski et al.	Applicant
US5909110(A)	1999-06-01	Yuan et al.	Applicant
US5910665(A)	1999-06-01	Plumton et al.	Applicant
US5920475(A)	1999-07-01	Boylan et al.	Applicant
US5925088(A)	1999-07-01	Nasu	Applicant
US5933338(A)	1999-08-01	Wallace	Applicant
US5940287(A)	1999-08-01	Brkovic	Applicant
US5956245(A)	1999-09-01	Rozman	Applicant
US5956578(A)	1999-09-01	Weitzel et al.	Applicant
US5999066(A)	1999-12-01	Saito et al.	Applicant
US6008519(A)	1999-12-01	Yuan et al.	Applicant
US6011703(A)	2000-01-01	Boylan et al.	Applicant
US6038154(A)	2000-03-01	Boylan et al.	Applicant
US6067237(A)	2000-05-01	Nguyen	Applicant
US6069799(A)	2000-05-01	Bowman et al.	Applicant
US6084792(A)	2000-07-01	Chen et al.	Applicant
US6094038(A)	2000-07-01	Lethellier	Applicant
US6097046(A)	2000-08-01	Plumton	Applicant
US6147886(A)	2000-11-01	Wittenbreder	Applicant
US6156611(A)	2000-12-01	Lan et al.	Applicant
US6163466(A)	2000-12-01	Davila, Jr. et al.	Applicant
US6181231(B1)	2001-01-01	Bartilson	Applicant
US6188586(B1)	2001-02-01	Farrington et al.	Applicant
US6191964(B1)	2001-02-01	Boylan et al.	Applicant
US6208535(B1)	2001-03-01	Parks	Applicant
US6215290(B1)	2001-04-01	Yang et al.	Applicant
US6218891(B1)	2001-04-01	Lotfi et al.	Applicant
US6229197(B1)	2001-05-01	Plumton et al.	Applicant
US6262564(B1)	2001-07-01	Kanamori	Applicant
US6309918(B1)	2001-10-01	Huang et al.	Applicant
US6320490(B1)	2001-11-01	Clayton	Applicant
US6323090(B1)	2001-11-01	Zommer	Applicant
US6348848(B1)	2002-02-01	Herbert	Applicant
US6351396(B1)	2002-02-01	Jacobs	Applicant
US6356462(B1)	2002-03-01	Jang et al.	Applicant
US6362986(B1)	2002-03-01	Schultz et al.	Applicant
US6380836(B2)	2002-04-01	Matsumoto et al.	Applicant
US6388898(B1)	2002-05-01	Fan et al.	Applicant
US6392902(B1)	2002-05-01	Jang et al.	Applicant
US6414578(B1)	2002-07-01	Jitaru	Applicant
US6477065(B2)	2002-11-01	Parks	Applicant
US6483724(B1)	2002-11-01	Blair et al.	Applicant
US6489754(B2)	2002-12-01	Blom	Applicant
US6498367(B1)	2002-12-01	Chang et al.	Applicant
US6501193(B1)	2002-12-01	Krugly	Applicant
US6512352(B2)	2003-01-01	Qian	Applicant
US6525603(B1)	2003-02-01	Morgan	Applicant
US6539299(B2)	2003-03-01	Chatfield et al.	Applicant
US6545453(B2)	2003-04-01	Glinkowski et al.	Applicant
US6549436(B1)	2003-04-01	Sun	Applicant
US6661276(B1)	2003-12-01	Chang	Applicant
US6683797(B2)	2004-01-01	Zaitsu et al.	Applicant
US6696910(B2)	2004-02-01	Nuytkens et al.	Applicant
US6731486(B2)	2004-05-01	Holt et al.	Applicant
US6741099(B1)	2004-05-01	Krugly	Applicant
US6753723(B2)	2004-06-01	Zhang	Applicant
US6765810(B2)	2004-07-01	Perry	Applicant
US6775159(B2)	2004-08-01	Webb et al.	Applicant
US6867678(B2)	2005-03-01	Yang	Applicant
US6873237(B2)	2005-03-01	Chandrasekaran et al.	Applicant
US6944033(B1)	2005-09-01	Xu et al.	Applicant
US6980077(B1)	2005-12-01	Chandrasekaran et al.	Applicant
US6982887(B2)	2006-01-01	Batarseh et al.	Applicant
US7012414(B1)	2006-03-01	Mehrotra et al.	Applicant
US7034586(B2)	2006-04-01	Mehas et al.	Applicant
US7034647(B2)	2006-04-01	Yan et al.	Applicant
US7046523(B2)	2006-05-01	Sun et al.	Applicant
US7061358(B1)	2006-06-01	Yang	Applicant
US7076360(B1)	2006-07-01	Ma	Applicant
US7176662(B2)	2007-02-01	Chandrasekaran	Applicant
US7280026(B2)	2007-10-01	Chandrasekaran et al.	Applicant
US7285807(B2)	2007-10-01	Brar et al.	Applicant
US7298118(B2)	2007-11-01	Chandrasekaran	Applicant
US7321283(B2)	2008-01-01	Mehrotra et al.	Applicant
US7332992(B2)	2008-02-01	lwai	Applicant
US7339208(B2)	2008-03-01	Brar et al.	Applicant
US7385375(B2)	2008-06-01	Rozman	Applicant
US7427910(B2)	2008-09-01	Mehrotra et al.	Applicant
US7468649(B2)	2008-12-01	Chandrasekaran	Applicant
US2002/0114172(A1)	2002-08-01	Webb et al.	Applicant
US2003/0197585(A1)	2003-10-01	Chandrasekaran et al.	Applicant
US2003/0198067(A1)	2003-10-01	Sun et al.	Applicant
US2004/0017689(A1)	2004-01-01	Zhang et al.	Applicant
US2004/0034555(A1)	2004-02-01	Dismukes et al.	Applicant
US2004/0148047(A1)	2004-07-01	Dismukes et al.	Applicant
US2004/0156220(A1)	2004-08-01	Kim et al.	Applicant
US2005/0024179(A1)	2005-02-01	Chandrasekaran et al.	Applicant
US2005/0245658(A1)	2005-11-01	Mehrotra et al.	Applicant
US2005/0281058(A1)	2005-12-01	Batarseh et al.	Applicant
US2006/0038549(A1)	2006-02-01	Mehrotra et al.	Applicant
US2006/0038649(A1)	2006-02-01	Mehrotra et al.	Applicant
US2006/0038650(A1)	2006-02-01	Mehrotra et al.	Applicant
US2006/0197510(A1)	2006-09-01	Chandrasekaran	Applicant
US2006/0198173(A1)	2006-09-01	Rozman	Applicant
US2006/0226477(A1)	2006-10-01	Brar et al.	Applicant
US2006/0226478(A1)	2006-10-01	Brar et al.	Applicant
US2006/0237968(A1)	2006-10-01	Chandrasekaran	Applicant
US2006/0255360(A1)	2006-11-01	Brar et al.	Applicant
US2007/0045765(A1)	2007-03-01	Brar et al.	Applicant
US2007/0069286(A1)	2007-03-01	Brar et al.	Applicant
US2007/0114979(A1)	2007-05-01	Chandrasekaran	Applicant
US2007/0222463(A1)	2007-09-01	Qahouq et al.	Applicant
US2007/0296028(A1)	2007-12-01	Brar et al.	Applicant
US2007/0298559(A1)	2007-12-01	Brar et al.	Applicant
US2007/0298564(A1)	2007-12-01	Brar et al.	Applicant
US2008/0024259(A1)	2008-01-01	Chandrasekaran et al.	Applicant
US2008/0054874(A1)	2008-03-01	Chandrasekaran et al.	Applicant
US2008/0111657(A1)	2008-05-01	Mehrotra et al.	Applicant
US2008/0130321(A1)	2008-06-01	Artusi et al.	Applicant
US2008/0130322(A1)	2008-06-01	Artusi et al.	Applicant
US2008/0150666(A1)	2008-06-01	Chandrasekaran et al.	Applicant
US2008/0224812(A1)	2008-09-01	Chandrasekaran	Applicant
US2008/0232141(A1)	2008-09-01	Artusi et al.	Applicant
US2008/0315852(A1)	2008-12-01	Jayaraman et al.	Applicant
US2008/0316779(A1)	2008-12-01	Jayaraman et al.	Applicant
US2009/0097290(A1)	2009-04-01	Chandrasekaran	Applicant
JP3-215911	1991-09-01		Applicant
JP2000-68132	2000-03-01		Applicant

Non-Patent Literature (47)

Ajram, S., et al., “Ultrahigh Frequency DC-to-DC Converters Using GaAs Power Switches,” IEEE Transactions on Power Electronics, Sep. 2001, pp. 594-602, vol. 16, No. 5, IEEE, Los Alamitos, CA.Applicant
“AN100: Application Note using Lx100 Family of High Performance N-Ch JFET Transistors,” AN100.Rev 1.01, Sep. 2003, 5 pp., Lovoltech, Inc., Santa Clara, CA.Applicant
“AN101A: Gate Drive Network for a Power JFET,” AN101A.Rev 1.2, Nov. 2003, 2 pp., Lovoltech, Inc., Santa Clara, CA.Applicant
“AN108: Applications Note: How to Use Power JFETs® and MOSFETs Interchangeably in Low-Side Applications,” Rev. 1.0.1, Feb. 14, 2005, 4 pp., Lovoltech, Inc., Santa Clara, CA.Applicant
Balogh, L., et al., “Power-Factor Correction with Interleaved Boost Converters in Continuous-Inductor-Current Mode,” IEEE Proceedings of APEC, pp. 168-174, 1993, IEEE, Los Alamitos, CA.Applicant
Biernacki, J., et al., “Radio Frequency DC-DC Flyback Converter,” Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 8-11, 2000, pp. 94-97, vol. 1, IEEE, Los Alamitos, CA.Applicant
Chen, W., et al., “Design of High Efficiency, Low Profile, Low Voltage Converter with Integrated Magnetics,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 911-917, IEEE, Los Alamitos, CA.Applicant
Curtis, K., “Advances in Microcontroller Peripherals Facilitate Current-Mode for Digital Power Supplies,” Digital Power Forum '06, 4 pp., Sep. 2006, Darnell Group, Richardson, TX.Applicant
Eisenbeiser, K., et al., “Manufacturable GaAs VFET for Power Switching Applications,” IEEE Electron Device Letters, Apr. 2000, pp. 144-145, vol. 21, No. 4, IEEE.Applicant
Gaye, M., et al., “A 50-100MHz 5V to -5V, 1W Cuk Converter Using Gallium Arsenide Power Switches,” ISCAS 2000—IEEE International Symposium on Circuits and Systems, May 28-31, 2000, pp. I-264-I-267, vol. 1, IEEE, Geneva, Switzerland.Applicant
Goldberg, A.F., et al., “Issues Related to 1-10-MHz Transformer Design,” IEEE Transactions on Power Electronics, Jan. 1989, pp. 113-123, vol. 4, No. 1, IEEE, Los Alamitos, CA.Applicant
Goldberg, A.F., et al., “Finite-Element Analysis of Copper Loss in 1-10-MHz Transformers,” IEEE Transactions on Power Electronics, Apr. 1989, pp. 157-167, vol. 4, No. 2, IEEE, Los Alamitos, CA.Applicant
Jitaru, I.D., et al., “Quasi-Integrated Magnetic An Avenue for Higher Power Density and Efficiency in Power Converters,” Twelfth Annual Applied Power Electronics Conference and Exposition, Feb. 23-27,1997, pp. 395-402, vol. 1, IEEE, Los Alamitos, CA.Applicant
Kollman, R., et al., “10 MHz PWM Converters with GaAs VFETs,” IEEE Eleventh Annual Applied Power Electronics Conference and Exposition, Mar. 1996, pp. 264-269, vol. 1, IEEE.Applicant
Lee, P.-W., et al., “Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors,” IEEE Transactions on Industrial Electronics, Aug. 2000, pp. 787-795, vol. 47, No. 4, IEEE, Los Alamitos, CA.Applicant
Lenk, R., “Introduction to the Tapped Buck Converter,” PCIM 2000, HFPC 2000 Proceedings, Oct. 2000, pp. 155-166.Applicant
Liu, W., “Fundamentals of III-V Devices: HBTs, MESFETs, and HFETs/HEMTs,” §5-5: Modulation Doping, 1999, pp. 323-330, John Wiley & Sons, New York, NY.Applicant
Maksimović, D., et al., “Switching Converters with Wide DC Conversion Range,” IEEE Transactions on Power Electronics, Jan. 1991, pp. 151-157, vol. 6, No. 1, IEEE, Los Alamitos, CA.Applicant
Middlebrook, R.D., “Transformerless DC-to-DC Converters with Large Conversion Ratios,” IEEE Transactions on Power Electronics, Oct. 1988, pp. 484-488, vol. 3, No. 4, IEEE, Los Alamitos, CA.Applicant
Miwa, B.A., et al., “High Efficiency Power Factor Correction Using Interleaving Techniques,” IEEE Proceedings of APEC, 1992, pp. 557-568, IEEE, Los Alamitos, CA.Applicant
Nguyen, L.D., et al., “Ultra-High-Speed Modulation-Doped Field-Effect Transistors: A Tutorial Review,” Proceedings of the IEEE, Apr. 1992, pp. 494-518, vol. 80, No. 4, IEEE.Applicant
Niemela, V.A., et al., “Comparison of GaAs and Silicon Synchronous Rectifiers in a 3.3V Out, 50W DC-DC Converter,” 27th Annual, IEEE Power Electronics Specialists Conference, Jun. 1996, pp. 861-867, vol. 1, IEEE.Applicant
Ninomiya, T., et al., “Static and Dynamic Analysis of Zero-Voltage-Switched Half-Bridge Converter with PWM Control,” Proceedings of 1991 IEEE Power Electronics Specialists Conference (PESC '91), 1991, pp. 230-237, IEEE, Los Alamitos, CA.Applicant
O'Meara, K., “A New Output Rectifier Configuration Optimized for High Frequency Operation,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 219-225, Toronto, CA.Applicant
Peng, C., et al., “A New Efficient High Frequency Rectifier Circuit,” Proceedings of 1991 High Frequency Power Conversion (HFPC '91) Conference, Jun. 1991, pp. 236-243, Toronto, CA.Applicant
Pietkiewicz, A., et al. “Coupled-Inductor Current-Doubler Topology in Phase-Shifted Full-Bridge DC-DC Converter,” Proceedings of INTELEC '98, 1998, 9 pp., Paper 2-3, IEEE, Los Alamitos, CA.Applicant
Plumton, D.L., et al., “A Low On-Resistance High-Current GaAs Power VFET,” IEEE Electron Device Letters, Apr. 1995, pp. 142-144, vol. 16, No. 4, IEEE.Applicant
Rajeev, M., “An Input Current Shaper with Boost and Flyback Converter Using Integrated Magnetics,” Power Electronics and Drive Systems, Fifth International Conference on Power Electronics and Drive Systems 2003, Nov. 17-20, 2003, pp. 327-331, vol. 1, IEEE, Los Alamitos, CA.Applicant
Rico, M., et al., “Static and Dynamic Modeling of Tapped-Inductor DC-to-DC Converters,” 1987, pp. 281-288, IEEE, Los Alamitos, CA.Applicant
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” Proceedings of 1997 IEEE Applied Power Electronics Conference (APEC '97), 1997, pp. 3-9, IEEE, Los Alamitos, CA.Applicant
Severns, R., “Circuit Reinvention in Power Electronics and Identification of Prior Work,” IEEE Transactions on Power Electronics, Jan. 2001, pp. 1-7, vol. 16, No. 1, IEEE, Los Alamitos, CA.Applicant
Sun, J., et al., “Unified Analysis of Half-Bridge Converters with Current-Doubler Rectifier,” Proceedings of 2001 IEEE Applied Power Electronics Conference, 2001, pp. 514-520, IEEE, Los Alamitos, CA.Applicant
Thaker, M., et al., “Adaptive/Intelligent Control and Power Management Reduce Power Dissipation and Consumption,” Digital Power Forum '06, 11 pp., Sep. 2006, Darnell Group, Richardson, TX.Applicant
Wei, J., et al., “Comparison of Three Topology Candidates for 12V VRM,” IEEE APEC, 2001, pp. 245-251, IEEE, Los Alamitos, CA.Applicant
Weitzel, C.E., “RF Power Devices for Wireless Communications,” 2002 IEEE MTT-S CDROM, 2002, pp. 285-288, paper TU4B-1, IEEE, Los Alamitos, CA.Applicant
Williams, R., “Modern GaAs Processing Methods,” 1990, pp. 66-67, Artech House, Inc., Norwood, MA.Applicant
Xu, P., et al., “Design and Performance Evaluation of Multi-Channel Interleaved Quasi-Square-Wave Buck Voltage Regulator Module,” HFPC 2000 Proceedings, Oct. 2000, pp. 82-88.Applicant
Xu, P., et al., “Design of 48 V Voltage Regulator Modules with a Novel Integrated Magnetics,” IEEE Transactions on Power Electronics, Nov. 2002, pp. 990-998, vol. 17, No. 6, IEEE, Los Alamitos, CA.Applicant
Xu, P., et al., “A Family of Novel Interleaved DC/DC Converters for Low-Voltage High-Current Voltage Regulator Module Applications,” IEEE Power Electronics Specialists Conference, Jun. 2001, pp. 1507-1511, IEEE, Los Alamitos, CA.Applicant
Xu, P., et al., “A Novel Integrated Current Doubler Rectifier,” IEEE 2000 Applied Power Electronics Conference, Mar. 2000, pp. 735-740, IEEE, Los Alamitos, CA.Applicant
Zhou, X., et al., “A High Power Density, High Efficiency and Fast Transient Voltage Regulator Module with a Novel Current Sensing and Current Sharing Technique,” IEEE Applied Power Electronics Conference, Mar. 1999, pp. 289-294, IEEE, Los Alamitos, CA.Applicant
Zhou, X., et al., “Investigation of Candidate VRM Topologies for Future Microprocessors,” IEEE Applied Power Electronics Conference, Mar. 1998, pp. 145-150, IEEE, Los Alamitos, CA.Applicant
Chen, W., et al., “Integrated Planar Inductor Scheme for Multi-module Interleaved Quasi-Square-Wave (QSW) DC/DC Converter,” 30th Annual IEEE Power Electronics Specialists Conference (PESC '99), 1999, pp. 759-762, vol. 2, IEEE, Los Alamitos, CA.Applicant
Wong, P.-L., et al., “Investigating Coupling Inductors in the Interleaving QSW VRM,” 15th Annual Applied Power Electronics Conference and Exposition (APEC 2000), Feb. 2000, pp. 973-978, vol. 2, IEEE, Los Alamitos, CA.Applicant
Sun, J., et al., “An Improved Current-Doubler Rectifier with Integrated Magnetics,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 831-837, vol. 2, IEEE, Dallas, TX.Applicant
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” 17th Annual Applied Power Electronics Conference and Exposition (APEC), 2002, pp. 824-830, vol. 2, IEEE, Dallas, TX.Applicant
Yan, L., et al., “Integrated Magnetic Full Wave Converter with Flexible Output Inductor,” IEEE Transactions on Power Electronics, Mar. 2003, pp. 670-678, vol. 18, No. 2, IEEE, Los Alamitos, CA.Applicant

Abstract