US 7,122,449 B2Grant

Methods of fabricating semiconductor structures having epitaxially grown source and drain elements

Issue Date:2006-10-17

•63 Claims

•6 Drawing Sheets

Abstract

Methods for fabricating facetless semiconductor structures using commercially available chemical vapor deposition systems are disclosed herein. A key aspect of the invention includes selectively depositing an epitaxial layer of at least one semiconductor material on the semiconductor substrate while in situ doping the epitaxial layer to suppress facet formation. Suppression of faceting during selective epitaxial growth by in situ doping of the epitaxial layer at a predetermined level rather than by manipulating spacer composition and geometry alleviates the stringent requirements on the device design and increases tolerance to variability during the spacer fabrication.

Metadata

Assignee

Amberwave Systems Corporation

Inventors

Thomas A. Langdo
Anthony J. Lochtefeld

Application Information

Application Number:US 11/103,681

Filing Date:2005-04-12

Priority Date:2002-06-10

Art Unit:2823

Classifications

IPC:

H01L21/20H01L21/36

Patent Drawings (6 sheets)

Description

Cross-Reference to Related Applications

[0001] This application is a continuation application of U.S. application Ser. No. 10/458,544 filed Jun. 10, 2003 now U.S. Pat. No. 6,946,371, which claims priority and the benefit of U.S. Provisional Application Ser. No. 60/387,867 filed Jun. 10, 2002; the entire disclosures of both applications are incorporated herein by reference.

Field of the Invention

[0002] The present invention relates generally to semiconductor fabrication methods and, more specifically, to methods for fabricating semiconductor devices having substantially facetless raised source and drain elements.

Background

[0003] In order to improve performance and packing density of modern microelectronic devices, it is often desirable to reduce channel lengths of metal-oxide-semiconductor-field-effect transistors (“MOSFETs”) during device design. As the MOSFET channel length decreases, however, short channel effects and parasitic resistance become of increasing concern. To minimize short channel effects in bulk silicon devices, for example, the source/drain doping junction depths are decreased during scaling. But shallower junctions require the use of thinner silicides to minimize leakage current from the silicon/silicide interface to the junction depletion region, which, at the same time, may increase parasitic contact resistances. As another example, to improve performance of a silicon-on-insulator (“SOI”) device by reducing short channel effects, its silicon region should preferably be less than about 20 nm thick. Conventional silicide formation processes, however, may consume substantially the entire silicon layer of such thickness, which may, in turn, result in undesirably large leakage currents and parasitic contact resistance because the silicide/silicon interface area is small.

[0004] The increasing operating speeds and computing power of microelectronic devices have recently given rise to the need for an increase in the complexity and functionality of the semiconductor substrates that are used as the starting substrate in these microelectronic devices. Such “virtual substrates” based on silicon and germanium provide a platform for new generations of VLSI devices that exhibit enhanced performance when compared to devices fabricated on bulk Si substrates. Specifically, new technological advances enable formation of heterostructures using silicon-germanium alloys (hereinafter referred to as “SiGe” or “Si_1-xGe_x”) to further increase performance of the semiconductor devices by changing the atomic structure of Si to increase electron mobility. These substrates are called strained Si substrates.

[0005] A strained Si substrate is generally formed by a first epitaxial growth of a relaxed SiGe layer on bulk Si, and then a second epitaxial growth of a thin (less than about 500 Å) Si layer on the relaxed SiGe layer. Because the lattice constant of relaxed SiGe heterostructure is different from Si, the thin Si layer becomes “strained,” resulting in enhanced mobilities (and hence improved device speeds) over bulk Si. The percentage of Ge in SiGe, and the method of deposition can have a dramatic effect on the characteristics of the strained Si layer. U.S. Pat. No. 5,442,205, “Semiconductor Heterostructure Devices with Strained Semiconductor Layers,” incorporated herein by reference, demonstrates one such method of producing a strained Si device structure.

[0006] A method of epitaxially growing a relaxed SiGe layer on bulk Si is discussed in international application WO 01/22482, “Method of Producing Relaxed Silicon Germanium Layers,” incorporated herein by reference. The method includes providing a monocrystalline Si substrate, and then epitaxially growing a graded Si_1-xGe_xlayer with increasing Ge concentration at a gradient of less than 25% Ge per micron to a final composition in the range of 0.1<x<1, using a source gas of Ge_xH_yCl_zfor the Ge component, on the Si substrate at a temperature in excess of 850° C., and then epitaxially growing a semiconductor material on the graded layer.

[0007] Another method of epitaxially growing a relaxed SiGe layer on bulk Si is discussed in a paper entitled, “Low Energy plasma enhanced chemical vapor deposition,” by M. Kummer et. al. (Mat. Sci. & Eng. B89, 2002, pp. 288–95), incorporated herein by reference, in which a method of low-energy plasma-enhanced chemical vapor deposition (LEPECVD) is shown, which allows the formation of a SiGe layer on bulk Si at high growth rates (0.6 micron per minute) and low temperatures (500–750° C.).

[0008] To grow a high-quality, thin, epitaxial strained Si layer on a graded SiGe layer, the SiGe layer is, preferably, planarized to reduce the surface roughness in the final strained Si substrate. Current methods of chemical mechanical polishing (CMP) are typically used to improve the planarity of surfaces in semiconductor fabrication processes. U.S. Pat. No. 6,107,653, “Controlling Threading Dislocations in Ge on Si Using Graded GeSi Layers and Planarization,” incorporated herein by reference, describes how planarization can be used to improve the quality of SiGe graded layers.

[0009] Although the resulting biaxial tensile or compressive strain alters the carrier mobilities in the layers of the “virtual substrate” enabling the fabrication of high-speed and/or low-power devices, short channel effects and parasitic resistance remain of concern for strained-Si-based devices as well.

[0010] Raised source/drain structures have been proposed as a technique for forming high-quality contacts to improve performance of bulk silicon, silicon-on-insulator (SOI), and strained silicon devices. Raised source/drains are generally fabricated by raising the level of the source and drain regions by selective semiconductor, e.g., silicon, deposition. The extra silicon increases the process margin for the silicide process and extends the latitude for contact junction design. To maintain a similar crystalline structure, the extra silicon is “grown” by silicon epitaxy.

[0011] For example, in bulk and strained Si devices, raised source/drain contacts have been proposed as a means of forming shallow dopant junctions to minimize contact resistances and short channel effects. In SOI devices, the raised source and drain regions provide sacrificial silicon useful for silicide consumption to form low resistance contacts on thin Si films.

[0012] Typically, source and drain regions are formed by selective epitaxial silicon growth after formation of a sidewall dielectric spacer of silicon dioxide (SiO₂), silicon nitride (Si₃N₄), or a combination of both materials. In this process, silicon is epitaxially grown on exposed windows in a dielectric mask while nucleation of polysilicon on the masking material is suppressed during the incubation time by, for example, etching of spurious nuclei on the dielectric material by hydrogen chloride, the mediation of saturation by formation of a number of intermediate chlorine-containing silicon precursors, and passivation of surface defect sites which serve as heterogeneous nucleation centers. Also, selectivity is facilitated by growing for a period of time that is generally shorter than the incubation period needed for polysilicon nucleation on the dielectric mask.

[0013] The dielectric spacer electrically isolates a gate made of, for example, polysilicon, from the source and drain regions. After the selective epitaxial growth step, a heavy low-energy implant forms a doped region, and is followed by a silicidation process for, e.g., low resistance complementary metal-oxide-semiconductor (CMOS) contacts.

[0014] During selective epitaxial growth, however, decreased thickness of the epitaxial layer typically occurs at interfaces between the epitaxial layer and the dielectric spacer or field oxide, where facets form by growth of low-energy crystal planes that minimize the energetically less favorable epitaxial Si/dielectric material interface. Because the raised source/drain regions grow thinner near the dielectric spacer edge, faceting leads to non-planar device layers. This phenomenon raises processing concerns in bulk Si, SOI, and strained Si devices by complicating implementation of selective epitaxial growth in device applications. Specifically, thinner faceted regions cause localized deeper dopant penetration during ion implantation, which increases short channel effects and leakage currents. Also, thinner faceted regions typically result in deeper silicide penetration and greater Si consumption during silicidation. Thus, faceting may result in poor doping profile control and poor silicide depth control, leading to degraded device characteristics and more complex device designs.

[0015] For example, referring to FIG. 1, a cross-sectional transmission electron microscope (XTEM) image illustrates undoped Si layers 10 grown adjacent to reactive ion etched <110>-oriented SiO₂sidewalls 12. The SiGe layers 14 were included as markers to track facet development and evolution. The selective Si epitaxy has noticeable (311)-oriented facets 15 and (110)-oriented facets 17 next to SiO₂sidewalls. Such faceting would be detrimental during implant and silicidation of source and drain regions. Referring to FIG. 2, a silicided source region 20 is formed by selective epitaxial growth on a thin film SOI substrate 22 according to any method known in the art. Such faceted growth leads to deep penetration of a silicide 24 to a buried SiO₂layer 26. This penetration may dramatically increase the contact resistance because the silicide/silicon channel interfacial area is reduced, which leads to poor device characteristics. The electrical contact to the device channel is made through the area adjacent to the spacer 28, which is only the width of the Si channel. Furthermore, the contact quality may degrade because of incomplete silicide formation if the thickness of consumed Si is insufficient.

[0016] Similarly, in strained-Si-based devices, thinner faceted raised source and drain regions may cause the silicide to penetrate into a relaxed silicon-germanium (SiGe) layer underneath a strained Si layer. This may result in formation of a poor quality silicide because of the rejection of Ge during alloying of the SiGe layer with the silicide metal. This rejection may create high-resistivity regions that compromise the contact quality.

[0017] Facetless selective epitaxial growth is, therefore, desirable for fully realizing the performance advantages of the raised source/drain scheme for fabrication of low-resistance contacts and shallow junctions in advanced devices that have wide ranging application to Si, SOI, and strained Si technologies.

[0018] Recently, facetless epitaxy has received much attention in the design of raised source/drain contacts for CMOS applications. For example, selective growth in inverse patterns, i.e. using SiO₂pillars with a Si field as opposed to Si windows in a SiO₂field, has been proposed. Another approach involves fabrication of facetless raised source/drain structures by selective epitaxial growth in commercially available low-pressure and atmospheric-pressure chemical vapor deposition systems by carefully controlling the geometry of the multilayer spacer structure and sidewall spacer profile. For example, it has been suggested that undercutting the liner oxide and silicon growth under the silicon nitride spacer recesses the silicon-liner oxide interaction away from the source/drain region. This gives extra thickness in the source/drain region before the increase in silicon-dielectric interface energy causes the epitaxial layer to facet.

[0019] In yet another approach, discussed in a thesis entitled “Selective SiGe Nanostructures” by Tom Langdo (Ph.D. Thesis, MIT, 2001)(“Langdo thesis”), incorporated herein by reference, facetless growth was demonstrated by in situ n-type doping of a silicon layer being deposited by selective epitaxy adjacent to a sidewall of a reactive ion etched SiO₂spacer in a ultra-high vacuum chemical vapor deposition (UHVCVD) system. It was demonstrated that a combination of moderate n-type doping and relatively vertical SiO₂sidewalls results in facet-free epitaxy along <110>-oriented SiO₂sidewalls. Referring to FIG. 3, an XTEM image illustrates growth of 1×10¹⁸/cm³n-type doped Si with Si_0.9Ge_0.1marker layers on <110>-oriented SiO₂sidewalls. As shown in FIG. 3, all Si_0.9Ge_0.1marker layers follow (100) planes, and thus, facet formation is suppressed during the growth. SiO₂was chosen as the sidewall material instead of more commonly used Si₃N₄because selective growth generally cannot be achieved with either SiH₄or SiH₂Cl₂source gases, common Si precursors, on Si₃N₄spacers without the addition of hydrogen chloride. Because of the deleterious effects of chloride on a UHVCVD system, however, addition of hydrogen chloride to the source gases is impractical.

[0020] Obstacles hinder the commercialization of this UHVCVD growth approach. First, UHVCVD is generally not feasible for large-scale commercial applications. Second, UHVCVD selective growth is not possible with Si₃N₄dielectric materials. Finally, the UHVCVD process described above is generally not compatible with multi-layered commercial spacer structures that include, e.g., Si₃N₄materials.

[0021] Thus, there remains a need in the art for a process of fabricating semiconductor devices having facetless raised source/drain structures that is compatible with existing semiconductor manufacturing processes, systems, and materials and that also possesses improved process tolerances.

Summary of the Invention

[0022] It is an object of the present invention to provide a process for fabricating facetless semiconductor structures that overcomes the limitations of known processes. Specifically, it is an object of the invention to provide a process for fabricating semiconductor devices having facetless raised source/drain structures that complements existing epitaxial processes and does not require stringent control of the geometry of the dielectric regions. It is also desirable that such process be less expensive in comparison to the manufacturing processes known in the art and not limited to a particular dielectric or semiconductor material.

[0023] Accordingly, methods for fabricating facetless semiconductor structures using commercially available chemical vapor deposition systems are disclosed herein. A key aspect of the invention includes selectively depositing an epitaxial layer of at least one semiconductor material on the semiconductor substrate while in situ doping the epitaxial layer to suppress facet formation. Suppression of facet formation during selective epitaxial growth by in situ doping of the epitaxial layer at a predetermined level rather than by manipulating spacer composition and geometry alleviates the stringent requirements on the device design. For example, in various embodiments of the fabrication methods according to the invention, it is not necessary to precisely control the liner oxide undercut-beneath the silicon nitride spacer prior to epitaxial growth to minimize faceting, thus making the process more robust and compatible with very thin spacer dimensions. Accordingly, in situ doping during epitaxial growth to suppress faceting increases tolerance to variability during the spacer fabrication, providing an improved robust process suitable for volume manufacturing.

[0024] Throughout the following description, the term “facet” is used to refer generally to a slanted low-energy crystal plane formed in a semiconductor material at its interface with a dielectric material. Further, the term “epitaxy” is used to refer generally to methods for growing thin layers of single crystal materials on a single crystal substrate whereby crystallographic structure of the substrate is reproduced in the deposited material. Also, the term “MOS” is used to refer generally to semiconductor devices that include a conductive gate spaced at least by an insulating layer from a semiconducting channel layer. Conversely, the terms “MOSFET” or “MOS transistor” refer to a field-effect transistor having a conductive gate spaced at least by an insulating layer from a semiconducting channel layer. The terms “SiGe” and “Si_1-xGe_x” are used interchangeably to refer to silicon-germanium alloys. The term “silicide” is here used to refer to a reaction product of a metal, silicon, and optionally other components, such as germanium. The term “silicide” is also used, less formally, to refer to the reaction product of a metal with an elemental semiconductor, a compound semiconductor or an alloy semiconductor. The term “doping” is used to refer generally to the process of adding impurities to a semiconductor material to achieve desired properties.

[0025] In general, in one aspect, the invention is directed to a method of fabricating a semiconductor structure including the steps of providing a chamber and providing a semiconductor substrate in the chamber. The semiconductor substrate has a surface including a first portion and a second portion proximal to the first portion. The method of the invention also includes forming a dielectric region on the first portion of the substrate and selectively depositing an epitaxial layer of at least one semiconductor material on the second portion of the substrate while in situ doping the epitaxial layer. The in situ doping occurs at a first predetermined level to substantially suppress facet formation thereby forming a substantially facetless semiconductor region. The pressure in the chamber during selective deposition of the epitaxial layer is greater than about 5 Torr.

[0026] In one embodiment of the invention, the epitaxial layer is deposited in a chemical vapor deposition system, such as, for example, a reduced-pressure chemical vapor deposition system, atmospheric-pressure chemical vapor deposition system, or plasma-enhanced chemical vapor deposition system.

[0027] In another embodiment of the invention, the step of selectively depositing an epitaxial layer includes introducing a source gas into the chamber. The source gas may include at least one precursor gas and a carrier gas, such as, for example hydrogen. According to one feature of this embodiment, the at least one precursor gas includes a silicon precursor gas, such as, for example, silane, disilane, trisilane, or dichlorosilane. According to another feature of this embodiment, the at least one precursor gas includes a germanium precursor gas, such as, for example, germane, digermane, germanium tetrachloride, or germanium dichloride. According to yet another feature of this embodiment, in addition to the at least one precursor gas and a carrier gas, the source gas also includes an etchant for suppressing nucleation of the at least one semiconductor material over the dielectric region during deposition. The etchant may include hydrogen chloride or chlorine.

[0028] In yet another embodiment of the invention, the epitaxial layer is doped by adding a dopant to the epitaxial layer during deposition of the epitaxial layer. Examples of suitable dopants are phosphorus, arsenic, antimony, and boron. The dopant may be added to the epitaxial layer by introducing a dopant gas, such as phosphine, arsine, stibine, and diborane, into the chamber. According to one feature of this embodiment, the first predetermined level of doping ranges from about 10¹⁷to about 10¹⁹cm⁻³

[0029] The epitaxial layer may include at least one of silicon and germanium. Also, the dielectric region may include at least one of silicon oxide-and silicon nitride. Optionally, the dielectric region may have a two-layered spacer structure including a silicon oxide layer and a silicon nitride layer disposed thereon.

[0030] In some embodiments of the invention, the semiconductor substrate includes silicon. In other embodiments, the semiconductor substrate may include a silicon wafer; an insulating layer disposed thereon; and a strained semiconductor layer, for example, silicon or germanium, disposed on the insulating layer. Alternatively, the semiconductor substrate may include a silicon wafer; a compositionally uniform relaxed Si_1-xGe_xlayer deposited thereon; and a strained silicon layer deposited on the relaxed Si_1-xGe_xlayer. In this embodiment, the semiconductor substrate may also include a compositionally graded Si_1-xGe_xlayer disposed between the compositionally uniform relaxed Si_1-xGe_xlayer and the silicon wafer, or an insulating layer disposed between the compositionally uniform relaxed Si_1-xGe_xlayer and the silicon wafer.

[0031] In still another embodiment of the invention, the temperature in the chamber during selective deposition of the epitaxial layer ranges from about 300° C. to about 900° C., for example, from about 500° C. to about 700° C. Also, the epitaxial layer may be deposited at a rate greater than about 1 nm/min.

[0032] In one embodiment of the invention, the method includes the steps of fabricating an n-channel MOSFET in a first portion of the semiconductor region; and fabricating a p-channel MOSFET in a second portion of the semiconductor region. According to one feature of this embodiment, the method includes counter-doping the first portion or the second portion at a second predetermined level. Optionally, the first predetermined level of doping does not exceed the second predetermined level of doping.

[0033] In some embodiments, the method of the invention also includes forming a metal silicide layer over the semiconductor region. The surface of the semiconductor substrate may have a substantially (100) crystallographic orientation. Also, the dielectric region may include a sidewall having an angle relative to the semiconductor substrate that ranges from about 60° to about 90°. The sidewall may be substantially aligned with either the <110> crystallographic plane or the <100> crystallographic plane of the semiconductor substrate.

Brief Description of the Drawings

[0034] In the drawings, like reference characters generally refer to the same parts throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, various embodiments of the present invention are described with reference to the following drawings, in which:

[0035] FIG. 1 depicts an XTEM image illustrating faceted selective epitaxial growth of alternating Si and SiGe layers proximate a sidewall of a SiO₂spacer according to methods known in the art

[0036] FIG. 2 depicts a cross-sectional schematic view of a semiconductor device having a faceted raised source region according to methods known in the art;

[0037] FIG. 3 depicts an XTEM image illustrating facetless selective epitaxial growth according to one method known in the art;

[0038] FIG. 4 depicts a cross-sectional view of a semiconductor substrate suitable for use with various embodiments of the invention;

[0039] FIG. 5 depicts a cross-sectional view of a semiconductor device having selectively grown and in situ doped facetless Si source/drain epitaxial layers according to the invention; and

[0040] FIG. 6 depicts a cross-sectional view of the device of FIG. 5 after silicidation of the source/drain epitaxial layers.

Detailed Description

[0041] In various embodiments of the invention, facetless semiconductor structures, for example, raised source and drain elements of a MOSFET, are fabricated by selective epitaxial growth proximate commonly used spacer structures, such as those including Si₃N₄, SiO₂, or both, using commercially available chemical vapor deposition systems. Facet formation in the epitaxial layer is suppressed by doping the epitaxial layer at a predetermined level in situ during epitaxial growth, which increases tolerance to variability during the spacer fabrication process.

[0042] Referring to FIG. 4, a substrate 40 suitable for use with the invention, comprises a semiconductor, such as silicon or silicon deposited over an insulator, such as, for example, SiO₂. In one embodiment, several layers collectively indicated as 42 are formed on the substrate 40. The layers 42 may be grown, for example, in a CVD system, including a reduced-pressure chemical vapor deposition system (LPCVD), atmospheric-pressure chemical vapor deposition system (APCVD), and plasma-enhanced chemical vapor deposition system (PECVD). In this embodiment, the layers 42 and the substrate 40 may be referred to together as a “semiconductor substrate 44.”

[0043] The layers 42 include a graded layer 46 disposed over the substrate 40. The graded layer 46 may include SiGe with a grading rate of, for example, 10% Ge/μm of thickness, with a thickness T1 of, for example, 2–9 μm, and grown, for example, at 600–1100° C. A relaxed layer 48 is disposed over the graded layer 46. The relaxed layer 48 may include, for example, Si_1-xGe_xwith a uniform composition containing, for example, 20–90% Ge, (i.e., 0.2≦x≦0.9) having a thickness T2 ranging from, e.g., about 0.2 μm to about 2 μm. In an alternative embodiment, the relaxed layer 48 may be formed directly on the substrate 40, without the graded layer 46.

[0044] A tensilely strained layer 50 is disposed over relaxed layer 48, sharing an interface therewith. In one embodiment, the tensilely strained layer 50 is formed of silicon. In other embodiments, the tensilely strained layer 50 may be formed of SiGe, or at least one of a group II, a group III, a group V, and a group VI element. The tensilely strained layer 50 may have a starting thickness T3 ranging, for example, from about 50 angstroms to about 300 angstroms (Å).

[0045] In some embodiments, a compressively strained layer (not shown) may be disposed between the relaxed layer 48 and the tensilely strained layer 50. In an embodiment, the compressively strained layer includes Si_1-yGe_ywith a Ge content (y) higher than the Ge content (x) of the relaxed Si_1-xGe_xlayer 48. The compressively strained layer may contain, for example 40–100% Ge and have a thickness ranging, e.g., from about 10 angstroms to about 200 angstroms (Å).

[0046] Referring to FIG. 5, in one embodiment, a semiconductor device, such as, for example, a transistor 60 having facetless raised source/drain regions is fabricated in a chamber 90 of a chemical vapor deposition system, such as, for example, LPCVD, APCVD, or PECVD system. The transistor 60 is formed on a semiconductor substrate 62 including, for example, silicon, silicon-on-insulator, or strained silicon, as described in detail above. The surface of the semiconductor substrate may have a substantially (100) crystallographic orientation.

[0047] In a particular variation of this embodiment of the invention, prior to MOSFET fabrication, the substrate 62 is cleaned using, for example, a dilute RCA process known in the art, in order to remove organic contaminants, particles, and any ionic or heavy metal contaminants from the substrate surface. Alternatively, or in addition to the RCA cleaning, the surface of the substrate may be passivated with hydrogen using a dilute hydrofluoric acid treatment. In yet another variation, a sacrificial SiO₂layer may be grown on the substrate thermally or by an oxygen plasma and then completely removed by hydrofluoric acid. In still another variation, a non-selective dry-etch process can be used. The clean surface must be achieved while minimizing substrate consumption to ensure compatibility with thin film materials heterostructures and SOI wafers. Prior to epitaxial growth the substrate may be subjected to a high temperature bake step to remove any residual oxide on the surface. For example, after hydrogen passivation with a dilute HF treatment a suitable bake could include heating the substrate for 5 minutes at 800° C.

[0048] The transistor 60 includes a gate electrode 64, made of, for example, polycrystalline silicon, and a gate insulator 66 made of, for example, SiO₂or a high-k material, patterned using, for example, reactive ion etching (“RIE”) whereby SiO₂gate insulator is defined by selective reactive ion etching using, e.g. CHF₃/O₂gas mixture with subsequent post-RIE cleaning to remove the growth-inhibiting fluoropolymer layer, as described in the above-referenced Langdo thesis.

[0049] Isolation regions 86, 88, made of, e.g., SiO₂, are introduced to isolate transistor 60 from other devices. Isolation regions 86, 88 can be, for example, shallow trench isolation regions produced early in the transistor fabrication process by methods known in the art.

[0050] The transistor 60 also includes a source region 68 and a drain region 70 defined in the substrate 60 proximate the gate electrode 64. In a particular embodiment, the transistor 60 is an n-type MOSFET with the source and drain regions formed by n-type doping via, e.g. implantation of arsenic ions, as will be described in detail below. Shallow extension regions 68a, 70a of the source region 68 and the drain region 70, respectively, are formed by, e.g., ion implantation after the gate electrode 64 and the gate insulator 66 are defined. The shallow extension regions 68a, 70a preferably extend to and, in one variation of this embodiment, slightly below the gate insulator 66. The depth of the extension regions 68a, 70a may range from about 5 nm to about 50 nm. A first liner 72 and a second liner 74 are deposited proximate the gate electrode 64 and the gate insulator 66. In a particular embodiment, the thickness of the liners 72, 74 is approximately 250 angstroms. The liners 72, 74 may be formed of, e.g., a low temperature oxide (LTO). During the formation of liners 72, 74, a hard mask 76 is formed on a top surface 78 of the gate electrode 64. Hard mask 76 is formed of, e.g., LTO.

[0051] Subsequently, spacers 80, 82 are formed proximate liners 72, 74 to electrically isolate the gate and source/drain regions during the device operation. The spacers 80, 82 are formed of a dielectric such as, for example, Si₃N₄, by chemical vapor deposition followed by an etchback step, such as reactive ion etch. Alternatively, spacers can be formed from SiO₂. In one embodiment, the height of the spacers 80, 82 roughly approximates or exceeds the height of the gate electrode 64 and ranges from about 80 nm to about 250 nm. The widths of the spacers 80, 82 range from about 30 nm to about 100 nm. Spacer sidewalls 81, 83 proximate to the source/drain regions 68, 70 may have at least partially concave profile. Sidewalls 81, 83 intersect the surface of the substrate 62 at angles α, β that range from about 60° to about 90°. In a particular embodiment, the angles α, β substantially, but not necessarily precisely, equal 90°. Furthermore, in various embodiments of the fabrication methods according to the invention, it is not necessary to precisely control the liner oxide undercut beneath the silicon nitride spacer prior to epitaxial growth to minimize faceting. The spacers 80, 82 may be fabricated so that the sidewalls 81, 83 are substantially aligned with a particular crystallographic plane of the semiconductor substrate 62, such as, for example, the <100> or <110> crystallographic plane.

[0052] The raised source/drain regions 68, 70 are formed by selective epitaxial growth coupled with ion implantation after formation of sidewall spacers 80, 82, as described below. The height of the source/drain regions 68, 70 may range from about 10 nm to about 100 nm.

[0053] Referring to FIG. 6, a contact material 100 is subsequently formed on raised source and drain regions 68, 70. In a particular embodiment, the contact material 100 is a metal compound that is thermally stable and has low electrical resistivity at the silicon/refractory metal interface, such as a metal silicide including, for example, cobalt, titanium, tungsten, molybdenum, platinum, nickel, or tantalum. Preferably, the contact material 90 is formed by a self-aligned silicide process, in which the contacts are formed only in the areas where the deposited metal is in direct contact with the source/drain regions 68, 70. Because of the facet-free formation, the metal uniformly penetrates the raised source 68 and drain 70 regions thereby maintaining the advantages of the raised source and drain approach.

[0054] In various embodiments of the invention, the raised source/drain elements 68, 70 include, for example, Si, Ge, or SiGe alloys, and are formed by selective epitaxial growth in a CVD system, such as LPCVD, APCVD, or PECVD reactor. Suitable CVD systems commonly used for volume epitaxy in manufacturing applications include, for example, EPI CENTURA™ single-wafer multi-chamber systems available from Applied Materials of Santa Clara, Calif., or EPSILON® single-wafer epitaxial reactors available from ASM International based in Bilthoven, The Netherlands.

[0055] In the CVD process, selective epitaxial growth typically includes introducing a source gas into the chamber. The source gas may include at least one precursor gas and a carrier gas, such as, for example hydrogen. In those embodiments of the invention where the raised regions 68, 70 are formed from Si, silicon precursor gases such as, for example, silane, disilane, trisilane, or dichlorosilane (DCS) are used. Conversely, in those embodiments of the invention where the raised regions 68, 70 are formed from Ge, germanium precursor gases, such as, for example, germane (GeH₄), digermane, germanium tetrachloride, or germanium dichloride are used. Finally, in the embodiments where the raised regions 68, 70 are formed from SiGe alloy, a combination of silicon and germanium precursor gases in various proportions is used. In a particular embodiment of the invention for selective deposition of Si_0.80Ge_0.20layers, 100 standard cubic centimeters (sccm) of DCS, 25 sccm 10% GeH₄/H₂, and 150 sccm of HCl in a hydrogen carrier gas at a growth temperature of 750° C. and pressure of 20 Torr may be used. In another embodiment of the invention for selective deposition of Si layers, 100 sccm of DCS and 100 sccm of HCl in a hydrogen carrier gas at a growth temperature of 850° C. and pressure of 10 Torr may be used.

[0056] The LPCVD, APCVD, or PECVD system chamber is heated, such as, for example, by RF-heating. The growth temperature in the chamber ranges from about 300° C. to about 900° C. depending on the composition of the raised regions 68, 70. Specifically, if the source gas predominantly contains silicon precursor, the temperature preferably ranges from about 500 to about 900° C., and if the source gas predominantly contains germanium precursor, the temperature ranges from about 300° C. to about 700° C. The chamber pressure during formation of raised regions 68, 70 is greater than about 5 Torr and the growth rate is greater than 1 nanometer/minute (nm/min).

[0057] Referring again to FIG. 5, during selective epitaxial growth, the material composing raised regions 68, 70 forms only on the semiconductor substrate, such as the silicon substrate 62. The top surface 78 of gate electrode 64 is protected from epitaxial growth by the hard mask 76. Alternatively, hard mask 76 is absent from top surface 78 of gate electrode 64, and epitaxial growth additionally occurs on top surface 78. Epitaxy parameters are chosen such that substantially no epitaxial layer is formed on sidewall spacers 80, 82, and, as described below, substantially no facets are formed at the interface between raised regions 68, 70 and spacers 80, 82.

[0058] Selective growth of epitaxial layers substantially only on silicon or other semiconductors, and not on dielectrics such as silicon nitride or silicon dioxide, is facilitated by the introduction of an etchant, such as, for example, hydrogen chloride or chlorine, to the source gas mixture. Specifically, epitaxial layers are grown on exposed windows in a dielectric mask while nucleation of polysilicon on the masking material is suppressed during the incubation time by, for example, etching of spurious nuclei on the dielectric material, the mediation of saturation by formation of a number of intermediate chlorine-containing silicon precursors, and passivation of surface defect sites which serve as heterogeneous nucleation centers. Also, selectivity is facilitated by growing for a period of time that is generally shorter than the incubation period needed for polysilicon nucleation on the dielectric mask.

[0059] In various embodiments of the invention, the epitaxial layers of the source/drain regions 68, 70 are doped in situ by adding a dopant during deposition of the epitaxial layer to suppress facet formation at the interface with the spacers 80, 82. Examples of suitable dopants are n-type dopant such as phosphorus, arsenic, and antimony, or p-type dopant, such as boron. The dopant may be added to the epitaxial layer by introducing a dopant gas, such as phosphine, arsine, stibine, and diborane, into the chamber. The dopant gas is diluted in a carrier gas of the source gas mixture to, for example, approximately 1% concentration.

[0060] In a particular embodiment, facetless selective epitaxial growth according to the invention is compatible with CMOS fabrication. CMOS fabrication entails formation of a n-channel MOSFET (“NMOS”) in a first portion of the semiconductor region; and a p-channel MOSFET (“PMOS”) in a second portion of the semiconductor region so that both MOSFETs are disposed on the same substrate. Accordingly, in this embodiment, in situ doping that is used during the epitaxial growth to suppress facet formation is sufficiently low so that it will not interfere with introduction of additional dopants of opposite type (“counterdoping”) that is necessary in order to manufacture both n-channel and p-channel MOSFETs on the same substrate. This counterdoping may be performed with suitable masking in place for either NMOS (if the in situ doping to suppress faceting was p-type) or PMOS (if the in situ doping to suppress faceting was n-type), thus allowing CMOS fabrication. Accordingly, in this embodiment of the invention, a level of in situ doping that is used during the epitaxial growth to suppress facet formation does not exceed the level of counterdoping (for example, ion implantation) that is necessary for CMOS fabrication. For example, in one variation of this embodiment, the level of in situ doping ranges from about 10¹⁷to about 10¹⁹cm⁻³, which does not interfere with a typical doping level used during CMOS fabrication that usually exceeds about 10²⁰cm⁻³.

[0061] Other embodiments incorporating the concepts disclosed herein may be used without departing from the spirit and scope of the invention. The described embodiments are to be considered in all respects as only illustrative and not restrictive. Therefore, it is intended that the scope of the invention be only limited by the following claims.

Claims

Certificate of Correction present

The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.

The invention claimed is:

1. A method of fabricating a semiconductor structure, the method comprising:

providing a semiconductor substrate having a surface including a first portion and a second portion proximal to the first portion;

forming a gate stack over the first portion of said substrate, the gate stack comprising a dielectric; and

thereafter, selectively depositing an epitaxial layer of at least one semiconductor material on the second portion of the substrate adjacent to the gate stack while in situ doping the epitaxial layer to a first predetermined level, to thereby suppress formation of facets on the epitaxial layer,

wherein an ambient pressure during selective deposition of the epitaxial layer is greater than about 5 Torr.

2. The method of claim 1, wherein the selective deposition of the epitaxial layer results in the formation of a substantially facetless semiconductor region.

3. The method of claim 1, wherein the epitaxial layer is deposited in a chemical vapor deposition system.

4. The method of claim 3, wherein the chemical vapor deposition system is selected from the group consisting of a reduced-pressure chemical vapor deposition system, an atmospheric-pressure chemical vapor deposition system, and a plasma-enhanced chemical vapor deposition system.

5. The method of claim 3, wherein the chemical vapor deposition system comprises a single-wafer system.

6. The method of claim 1, wherein the step of selectively depositing an epitaxial layer comprises use of a source gas.

7. The method of claim 6, wherein the source gas comprises at least one precursor gas and a carrier gas.

8. The method of claim 7, wherein the carrier gas comprises hydrogen.

9. The method of claim 7, wherein the at least one precursor gas comprises a silicon precursor gas.

10. The method of claim 9, wherein the silicon precursor gas is selected from the group consisting of silane, disilane, trisilane, and dichlorosilane.

11. The method of claim 7, wherein the at least one precursor gas comprises a germanium precursor gas.

12. The method of claim 11, wherein the germanium precursor gas is selected from the group consisting of germane, digermane, germanium tetrachloride, or germanium dichloride.

13. The method of claim 7, wherein the source gas further comprises an etchant for suppressing nucleation of the at least one semiconductor material over the dielectric during deposition.

14. The method of claim 13, wherein the etchant comprises at least one of hydrogen chloride and chlorine.

15. The method of claim 13, wherein the at least one precursor gas comprises dichlorosilane and germane, the carrier gas comprises hydrogen, the etchant comprises hydrogen chloride, and the epitaxial layer comprises Si_1-xGe_x.

16. The method of claim 15, wherein x≈0.2.

17. The method of claim 15, wherein the ambient pressure is less than approximately 20 Torr.

18. The method of claim 15, wherein the ambient temperature during the selective deposition of the epitaxial layer is selected from a range of 500° C. to about 900° C.

19. The method of claim 18, wherein the temperature is approximately 750° C.

20. The method of claim 18, wherein the temperature is approximately 700° C.

21. The method of claim 1, wherein the epitaxial layer is doped by adding a dopant to the epitaxial layer during deposition of the epitaxial layer, the dopant selected from the group consisting of phosphorus, arsenic, antimony, and boron.

22. The method of claim 21, wherein adding the dopant to the epitaxial layer comprises the use of a dopant gas selected from the group consisting of phosphine, arsine, stibine, and diborane.

23. The method of claim 21, wherein the dopant comprises boron.

24. The method of claim 1, wherein the first predetermined level of doping is greater than about 10¹⁷.

25. The method of claim 1, wherein the epitaxial layer comprises at least one of silicon and germanium.

26. The method of claim 25, wherein the epitaxial layer comprises germanium.

27. The method of claim 25, wherein the epitaxial layer extends to a height above the substrate ranging from about 10 nm to about 100 nm.

28. The method of claim 1, wherein the dielectric comprises at least one of silicon dioxide and silicon nitride.

29. The method of claim 28, wherein the dielectric comprises a two-layered spacer structure comprising a silicon oxide liner and a silicon nitride spacer disposed thereon.

30. The method of claim 29, wherein a thickness of the silicon oxide liner is about 25 nm.

31. The method of claim 29, wherein a thickness of the silicon nitride spacer ranges from about 30 nm to about 100 nm.

32. The method of claim 29, wherein the silicon oxide liner undercuts the silicon nitride spacer such that the silicon nitride spacer extends further laterally from the gate stack than the silicon oxide liner.

33. The method of claim 1, wherein the semiconductor substrate comprises silicon.

34. The method of claim 1, wherein the semiconductor substrate comprises

a silicon wafer;

an insulating layer disposed thereon; and

a strained semiconductor layer disposed above the insulating layer.

35. The method of claim 34, wherein the strained semiconductor layer comprises at least one of silicon or germanium.

36. The method of claim 1, wherein the semiconductor substrate comprises an insulating layer.

37. The method of claim 1, wherein the epitaxial layer is deposited at a rate greater than about 1 nm/mm.

38. The method of claim 1, wherein a strained semiconductor material is disposed beneath the gate stack.

39. The method of claim 38, wherein the strained semiconductor material comprises silicon.

40. The method of claim 1, further comprising forming a contact material above the epitaxial layer.

41. The method of claim 40, wherein the contact material comprises a material selected from the group consisting of cobalt, titanium, tungsten, molybdenum, platinum, nickel, and tantalum.

42. The method of claim 41, wherein the contact material comprises nickel.

43. The method of claim 41, wherein the contact material comprises tungsten.

44. The method of claim 1, wherein the surface of the semiconductor substrate has a substantially (100) crystallographic orientation.

45. The method of claim 1, wherein the dielectric comprises a sidewall having an angle relative to the semiconductor substrate, the angle selected from a range of about 60° to about 90°.

46. The method of claim 45, wherein the semiconductor substrate has a <110> crystallographic plane, the sidewall being substantially aligned therewith.

47. The method of claim 45, wherein the semiconductor substrate has a <100> crystallographic plane, the sidewall being substantially aligned therewith.

48. The method of claim 1, wherein the epitaxial layer is deposited adjacent to an isolation region.

49. The method of claim 48, wherein the isolation region comprises silicon oxide.

50. The method of claim 48, wherein the isolation region comprises a shallow trench.

51. The method of claim 4, wherein the chemical vapor deposition system is a single-wafer reduced-pressure chemical vapor deposition system.

52. The method of claim 8, wherein the carrier gas consists essentially of hydrogen.

53. The method of claim 15, wherein the epitaxial layer is doped by adding a dopant comprising boron to the epitaxial layer during deposition of the epitaxial layer.

54. The method of claim 53, wherein x≈0.2.

55. The method of claim 53, further comprising forming a contact material above the epitaxial layer, wherein the contact material comprises at least one material selected from the group consisting of nickel and tungsten.

56. The method of claim 15, wherein the dielectric comprises a two-layered spacer structure including a silicon oxide liner and a silicon nitride spacer disposed thereon.

57. The method of claim 56, wherein the silicon oxide liner undercuts the silicon nitride spacer such that the silicon nitride spacer extends further laterally from the gate stack than does the silicon oxide liner.

58. The method of claim 56, wherein a strained semiconductor material is disposed beneath the gate stack.

59. The method of claim 58, wherein the strained semiconductor material consists essentially of silicon.

60. The method of claim 56, further comprising forming a contact material above the epitaxial layer, wherein the contact material comprises at least one material selected from the group consisting of nickel and tungsten.

61. The method of claim 25, wherein the epitaxial layer comprises silicon and germanium.

62. The method of claim 39, wherein the strained semiconductor material consists essentially of silicon.

63. The method of claim 62, further comprising forming a contact material above the epitaxial layer, wherein the contact material comprises at least one material selected from the group consisting of nickel and tungsten.

Patent Citations (317)

Patent	Date	Inventor	Cited By
US4010045(A)	1977-03-01	Ruehrwein	Applicant
US4710788(A)	1987-12-01	Dambkes et al.	Applicant
US4717681(A)	1988-01-01	Curran	Applicant
US4755478(A)	1988-07-01	Abernathey et al.	Applicant
US4803539(A)	1989-02-01	Psaras et al.	Applicant
US4969031(A)	1990-11-01	Kobayashi et al.	Applicant
US4987462(A)	1991-01-01	Kim et al.	Applicant
US4990979(A)	1991-02-01	Otto	Applicant
US4997776(A)	1991-03-01	Harame et al.	Applicant
US5013681(A)	1991-05-01	Godbey et al.	Applicant
US5034348(A)	1991-07-01	Hartswick et al.	Applicant
US5089872(A)	1992-02-01	Ozturk et al.	Applicant
US5155571(A)	1992-10-01	Wang et al.	Applicant
US5166084(A)	1992-11-01	Pfiester	Applicant
US5177583(A)	1993-01-01	Endo et al.	Applicant
US5198689(A)	1993-03-01	Fujioka	Applicant
US5202284(A)	1993-04-01	Kamins et al.	Applicant
US5207864(A)	1993-05-01	Bhat et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5212110(A)	1993-05-01	Pfiester et al.	Applicant
US5217923(A)	1993-06-01	Suguro	Applicant
US5221413(A)	1993-06-01	Brasen et al.	Applicant
US5240876(A)	1993-08-01	Gaul et al.	Applicant
US5241197(A)	1993-08-01	Murakami et al.	Applicant
US5242847(A)	1993-09-01	Ozturk et al.	Applicant
US5250445(A)	1993-10-01	Bean et al.	Applicant
US5285086(A)	1994-02-01	Fitzgerald	Applicant
US5291439(A)	1994-03-01	Kauffmann et al.	Applicant
US5298452(A)	1994-03-01	Meyerson	Applicant
US5310451(A)	1994-05-01	Tejwani et al.	Applicant
US5316958(A)	1994-05-01	Meyerson	Applicant
US5334861(A)	1994-08-01	Pfiester et al.	Applicant
US5336903(A)	1994-08-01	Ozturk et al.	Applicant
US5346840(A)	1994-09-01	Fujioka	Applicant
US5346848(A)	1994-09-01	Grupen-Shemansky et al.	Applicant
US5374564(A)	1994-12-01	Bruel	Applicant
US5399522(A)	1995-03-01	Ohori	Applicant
US5413679(A)	1995-05-01	Godbey	Applicant
US5424243(A)	1995-06-01	Takasaki	Applicant
US5426069(A)	1995-06-01	Selvakumar et al.	Applicant
US5426316(A)	1995-06-01	Mohammad	Applicant
US5442205(A)	1995-08-01	Brasen et al.	Applicant
US5461243(A)	1995-10-01	Ek et al.	Applicant
US5461250(A)	1995-10-01	Burghartz et al.	Applicant
US5462883(A)	1995-10-01	Dennard et al.	Applicant
US5476813(A)	1995-12-01	Naruse	Applicant
US5479033(A)	1995-12-01	Baca et al.	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5496750(A)	1996-03-01	Moslehi	Applicant
US5496771(A)	1996-03-01	Cronin et al.	Applicant
US5523243(A)	1996-06-01	Mohammad	Applicant
US5523592(A)	1996-06-01	Nakagawa et al.	Applicant
US5534713(A)	1996-07-01	Ismail et al.	Applicant
US5536361(A)	1996-07-01	Kondo et al.	Applicant
US5540785(A)	1996-07-01	Dennard et al.	Applicant
US5572043(A)	1996-11-01	Shimizu et al.	Applicant
US5596527(A)	1997-01-01	Tomioka et al.	Applicant
US5617351(A)	1997-04-01	Bertin et al.	Applicant
US5630905(A)	1997-05-01	Lynch et al.	Applicant
US5633202(A)	1997-05-01	Brigham et al.	Applicant
US5659187(A)	1997-08-01	Legoues et al.	Applicant
US5659194(A)	1997-08-01	Iwamatsu et al.	Applicant
US5683934(A)	1997-11-01	Candelaria	Applicant
US5698869(A)	1997-12-01	Yoshimi et al.	Applicant
US5710450(A)	1998-01-01	Chau et al.	Applicant
US5714777(A)	1998-02-01	Ismail et al.	Applicant
US5728623(A)	1998-03-01	Mori	Applicant
US5739567(A)	1998-04-01	Wong	Applicant
US5759898(A)	1998-06-01	Ek et al.	Applicant
US5777347(A)	1998-07-01	Bartelink	Applicant
US5786612(A)	1998-07-01	Otani et al.	Applicant
US5786614(A)	1998-07-01	Chuang et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5808344(A)	1998-09-01	Ismail et al.	Applicant
US5844260(A)	1998-12-01	Ohori	Applicant
US5847419(A)	1998-12-01	Imai et al.	Applicant
US5869359(A)	1999-02-01	Prabhakar	Applicant
US5877070(A)	1999-03-01	Goesele et al.	Applicant
US5877535(A)	1999-03-01	Matsumoto	Applicant
US5891769(A)	1999-04-01	Liaw et al.	Applicant
US5906708(A)	1999-05-01	Robinson et al.	Applicant
US5906951(A)	1999-05-01	Chu et al.	Applicant
US5912479(A)	1999-06-01	Mori et al.	Applicant
US5933741(A)	1999-08-01	Tseng	Applicant
US5943560(A)	1999-08-01	Chang et al.	Applicant
US5963817(A)	1999-10-01	Chu et al.	Applicant
US5966622(A)	1999-10-01	Levine et al.	Applicant
US5976939(A)	1999-11-01	Thompson et al.	Applicant
US5998807(A)	1999-12-01	Lustig et al.	Applicant
US6008111(A)	1999-12-01	Fushida et al.	Applicant
US6013134(A)	2000-01-01	Chu et al.	Applicant
US6033974(A)	2000-03-01	Henley et al.	Applicant
US6033995(A)	2000-03-01	Muller	Applicant
US6058044(A)	2000-05-01	Sugiura et al.	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6066563(A)	2000-05-01	Nagashima	Applicant
US6074919(A)	2000-06-01	Gardner et al.	Applicant
US6096590(A)	2000-08-01	Chan et al.	Applicant
US6096647(A)	2000-08-01	Yang et al.	Applicant
US6103559(A)	2000-08-01	Gardner et al.	Applicant
US6107653(A)	2000-08-01	Fitzgerald	Applicant
US6111267(A)	2000-08-01	Fischer et al.	Applicant
US6117750(A)	2000-09-01	Bensahel et al.	Applicant
US6121100(A)	2000-09-01	Andideh et al.	Applicant
US6130453(A)	2000-10-01	Mei et al.	Applicant
US6132806(A)	2000-10-01	Dutartre	Applicant
US6133124(A)	2000-10-01	Horstmann et al.	Applicant
US6133799(A)	2000-10-01	Favors et al.	Applicant
US6140687(A)	2000-10-01	Shimomura et al.	Applicant
US6143636(A)	2000-11-01	Forbes et al.	Applicant
US6153495(A)	2000-11-01	Kub et al.	Applicant
US6154475(A)	2000-11-01	Soref et al.	Applicant
US6159856(A)	2000-12-01	Nagano	Applicant
US6162688(A)	2000-12-01	Gardner et al.	Applicant
US6184111(B1)	2001-02-01	Henley et al.	Applicant
US6187657(B1)	2001-02-01	Xiang et al.	Applicant
US6191007(B1)	2001-02-01	Matsui et al.	Applicant
US6191432(B1)	2001-02-01	Sugiyama et al.	Applicant
US6194722(B1)	2001-02-01	Fiorini et al.	Applicant
US6204529(B1)	2001-03-01	Lung et al.	Applicant
US6207977(B1)	2001-03-01	Augusto	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6214679(B1)	2001-04-01	Murthy et al.	Applicant
US6218677(B1)	2001-04-01	Broekaert	Applicant
US6228694(B1)	2001-05-01	Doyle et al.	Applicant
US6232138(B1)	2001-05-01	Fitzgerald et al.	Applicant
US6235567(B1)	2001-05-01	Huang	Applicant
US6235568(B1)	2001-05-01	Murthy et al.	Applicant
US6235575(B1)	2001-05-01	Kasai et al.	Applicant
US6242324(B1)	2001-06-01	Kub et al.	Applicant
US6246077(B1)	2001-06-01	Kobayashi et al.	Applicant
US6249022(B1)	2001-06-01	Lin et al.	Applicant
US6251755(B1)	2001-06-01	Furukawa et al.	Applicant
US6251780(B1)	2001-06-01	Sohn et al.	Applicant
US6261929(B1)	2001-07-01	Gehrke et al.	Applicant
US6266278(B1)	2001-07-01	Harari et al.	Applicant
US6268257(B1)	2001-07-01	Wieczorek et al.	Applicant
US6271551(B1)	2001-08-01	Schmitz et al.	Applicant
US6271726(B1)	2001-08-01	Fransis et al.	Applicant
US6281532(B1)	2001-08-01	Doyle et al.	Applicant
US6291321(B1)	2001-09-01	Fitzgerald	Applicant
US6294448(B1)	2001-09-01	Chang et al.	Applicant
US6306698(B1)	2001-10-01	Wieczorek et al.	Applicant
US6313016(B1)	2001-11-01	Kibbel et al.	Applicant
US6313486(B1)	2001-11-01	Kencke et al.	Applicant
US6315384(B1)	2001-11-01	Ramaswami et al.	Applicant
US6316301(B1)	2001-11-01	Kant	Applicant
US6316357(B1)	2001-11-01	Lin et al.	Applicant
US6319805(B1)	2001-11-01	Iwamatsu et al.	Examiner
US6323108(B1)	2001-11-01	Kub et al.	Applicant
US6326664(B1)	2001-12-01	Chau et al.	Applicant
US6329063(B1)	2001-12-01	Lo et al.	Applicant
US6335546(B1)	2002-01-01	Tsuda et al.	Applicant
US6339232(B1)	2002-01-01	Takagi	Applicant
US6350993(B1)	2002-02-01	Chu et al.	Applicant
US6352909(B1)	2002-03-01	Usenko	Applicant
US6362071(B1)	2002-03-01	Nguyen et al.	Applicant
US6368733(B1)	2002-04-01	Nishinaga	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US6372593(B1)	2002-04-01	Hattori et al.	Applicant
US6380008(B1)	2002-04-01	Kwok et al.	Applicant
US6399970(B1)	2002-06-01	Kubo et al.	Applicant
US6403975(B1)	2002-06-01	Brunner et al.	Applicant
US6406973(B1)	2002-06-01	Lee	Applicant
US6406986(B1)	2002-06-01	Yu	Applicant
US6407406(B1)	2002-06-01	Tezuka	Applicant
US6410371(B1)	2002-06-01	Yu et al.	Applicant
US6420937(B1)	2002-07-01	Akatsuka et al.	Applicant
US6425951(B1)	2002-07-01	Chu et al.	Applicant
US6429061(B1)	2002-08-01	Rim	Applicant
US6461960(B1)	2002-10-01	Lee	Applicant
US6486520(B1)	2002-11-01	Okuno et al.	Applicant
US6498359(B1)	2002-12-01	Schmidt et al.	Applicant
US6503833(B1)	2003-01-01	Ajmera et al.	Applicant
US6509587(B1)	2003-01-01	Sugiyama et al.	Applicant
US6521041(B1)	2003-02-01	Wu et al.	Applicant
US6524935(B1)	2003-02-01	Canaperi et al.	Applicant
US6555839(B1)	2003-04-01	Fitzgerald	Applicant
US6555880(B1)	2003-04-01	Cabral et al.	Applicant
US6562703(B1)	2003-05-01	Maa et al.	Applicant
US6563152(B1)	2003-05-01	Roberds et al.	Applicant
US6566718(B1)	2003-05-01	Wieczorek et al.	Applicant
US6573126(B1)	2003-06-01	Cheng et al.	Applicant
US6573160(B1)	2003-06-01	Taylor, Jr. et al.	Applicant
US6583015(B1)	2003-06-01	Fitzgerald et al.	Applicant
US6591321(B1)	2003-07-01	Arimilli et al.	Applicant
US6593191(B1)	2003-07-01	Fitzgerald	Applicant
US6593641(B1)	2003-07-01	Fitzergald	Applicant
US6597016(B1)	2003-07-01	Yuki et al.	Applicant
US6602613(B1)	2003-08-01	Fitzgerald	Applicant
US6603156(B1)	2003-08-01	Rim	Applicant
US6605498(B1)	2003-08-01	Murthy et al.	Applicant
US6621131(B1)	2003-09-01	Murthy et al.	Applicant
US6646322(B1)	2003-11-01	Fitzgerald	Applicant
US6649480(B1)	2003-11-01	Fitzgerald et al.	Applicant
US6657223(B1)	2003-12-01	Wang et al.	Applicant
US6674150(B1)	2004-01-01	Takagi et al.	Applicant
US6677192(B1)	2004-01-01	Fitzgerald	Applicant
US6682965(B1)	2004-01-01	Noguchi et al.	Applicant
US6686617(B1)	2004-02-01	Agnello et al.	Applicant
US6699765(B1)	2004-03-01	Shideler et al.	Applicant
US6703144(B1)	2004-03-01	Fitzgerald	Applicant
US6703648(B1)	2004-03-01	Xiang et al.	Applicant
US6703688(B1)	2004-03-01	Fitzergald	Applicant
US6709903(B1)	2004-03-01	Christiansen	Applicant
US6713326(B1)	2004-03-01	Cheng et al.	Applicant
US6723661(B1)	2004-04-01	Fitzergald	Applicant
US6724008(B1)	2004-04-01	Fitzergald	Applicant
US6724019(B1)	2004-04-01	Oda et al.	Applicant
US6730551(B1)	2004-05-01	Lee et al.	Applicant
US6737670(B1)	2004-05-01	Cheng et al.	Applicant
US6743684(B1)	2004-06-01	Liu	Applicant
US6750130(B1)	2004-06-01	Fitzgerald	Applicant
US6797571(B1)	2004-09-01	Nagaoka et al.	Applicant
US6812086(B1)	2004-11-01	Murthy et al.	Applicant
US6828632(B1)	2004-12-01	Bhattacharyya	Applicant
US6861318(B1)	2005-03-01	Murthy et al.	Applicant
US6876053(B1)	2005-04-01	Ma et al.	Applicant
US6885084(B1)	2005-04-01	Murthy et al.	Applicant
US6946371(B1)	2005-09-01	Langdo et al.	Examiner
US2001/0001724(A1)	2001-05-01	Kwok et al.	Applicant
US2001/0003364(A1)	2001-06-01	Sugawara et al.	Applicant
US2001/0009303(A1)	2001-07-01	Tang et al.	Applicant
US2001/0031535(A1)	2001-10-01	Agnello et al.	Applicant
US2001/0045604(A1)	2001-11-01	Oda et al.	Examiner
US2002/0001948(A1)	2002-01-01	Lee	Applicant
US2002/0019127(A1)	2002-02-01	Givens	Applicant
US2002/0024395(A1)	2002-02-01	Akatsuka et al.	Applicant
US2002/0043660(A1)	2002-04-01	Yamazaki et al.	Applicant
US2002/0048910(A1)	2002-04-01	Taylor, Jr. et al.	Applicant
US2002/0052084(A1)	2002-05-01	Fitzgerald	Applicant
US2002/0056879(A1)	2002-05-01	Wieczorek et al.	Applicant
US2002/0063292(A1)	2002-05-01	Armstrong et al.	Applicant
US2002/0068393(A1)	2002-06-01	Fitzgerald et al.	Applicant
US2002/0084000(A1)	2002-07-01	Fitzgerald	Applicant
US2002/0096717(A1)	2002-07-01	Chu et al.	Applicant
US2002/0100942(A1)	2002-08-01	Fitzgerald et al.	Applicant
US2002/0123167(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0123183(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0125471(A1)	2002-09-01	Fitzgerald et al.	Applicant
US2002/0140031(A1)	2002-10-01	Rim	Applicant
US2002/0168864(A1)	2002-11-01	Cheng et al.	Applicant
US2002/0190284(A1)	2002-12-01	Murthy et al.	Applicant
US2003/0003679(A1)	2003-01-01	Doyle et al.	Applicant
US2003/0013323(A1)	2003-01-01	Hammond et al.	Applicant
US2003/0034529(A1)	2003-02-01	Fitzgerald et al.	Applicant
US2003/0057439(A1)	2003-03-01	Fitzgerald	Applicant
US2003/0102498(A1)	2003-06-01	Braithwaite et al.	Applicant
US2003/0113971(A1)	2003-06-01	Nagaoka et al.	Applicant
US2003/0199126(A1)	2003-10-01	Chu et al.	Applicant
US2003/0203600(A1)	2003-10-01	Chu et al.	Applicant
US2003/0215990(A1)	2003-11-01	Fitzgerald et al.	Applicant
US2003/0218189(A1)	2003-11-01	Christiansen	Applicant
US2003/0227057(A1)	2003-12-01	Lochtefeld et al.	Applicant
US2004/0005740(A1)	2004-01-01	Lochtefeld et al.	Applicant
US2004/0007724(A1)	2004-01-01	Murthy et al.	Applicant
US2004/0014276(A1)	2004-01-01	Murthy et al.	Applicant
US2004/0014304(A1)	2004-01-01	Bhattacharyya	Applicant
US2004/0031979(A1)	2004-02-01	Lochtefeld	Applicant
US2004/0041210(A1)	2004-03-01	Mouli	Applicant
US2004/0070035(A1)	2004-04-01	Murthy et al.	Applicant
US2004/0075149(A1)	2004-04-01	Fitzgerald et al.	Applicant
US2004/0084735(A1)	2004-05-01	Murthy et al.	Applicant
US2004/0119101(A1)	2004-06-01	Schrom et al.	Applicant
US2004/0142545(A1)	2004-07-01	Ngo et al.	Applicant
US2004/0173815(A1)	2004-09-01	Yeo et al.	Applicant
US2004/0219726(A1)	2004-11-01	Fitzgerald	Applicant
US2004/0256613(A1)	2004-12-01	Oda et al.	Applicant
DE4101167	1992-07-01		Applicant
EP514018	1992-11-01		Applicant
EP587520	1994-03-01		Applicant
EP683552(A2)	1995-11-01		Applicant
EP828296	1998-03-01		Applicant
EP829908	1998-03-01		Applicant
EP838858	1998-04-01		Applicant
EP1020900(A2)	2000-07-01		Applicant
EP1174928	2002-01-01		Applicant
FR2701599	1993-09-01		Applicant
GB2342777	2000-04-01		Applicant
JP61/141116	1986-06-01		Applicant
JP2/210816	1990-08-01		Applicant
JP3/036717	1991-02-01		Applicant
JP4-307974	1992-10-01		Applicant
JP5-166724	1993-07-01		Applicant
JP6-177046	1994-06-01		Applicant
JP6-244112	1994-09-01		Applicant
JP6-252046	1994-09-01		Applicant
JP7-094420	1995-04-01		Applicant
JP7-106446	1995-04-01		Applicant
JP7-240372	1995-09-01		Applicant
JP10-270685	1998-10-01		Applicant
JP11-233744	1999-08-01		Applicant
JP2000-021783	2000-01-01		Applicant
JP2000031491	2000-01-01		Applicant
JP201319935	2000-05-01		Applicant
JP2002-076334	2002-03-01		Applicant
JP2002-164520	2002-06-01		Applicant
JP2002-324765	2002-08-01		Applicant
JP2002-289533	2002-10-01		Applicant
WO98/59365	1998-12-01		Applicant
WO99/53539	1999-10-01		Applicant
WO/48239	2000-08-01		Applicant
WO/54338	2000-09-01		Applicant
WO1/22482	2001-03-01		Applicant
WO1/54202	2001-07-01		Applicant
WO1/93338(A1)	2001-12-01		Applicant
WO1/99169(A2)	2001-12-01		Applicant
WO2/13262	2002-02-01		Applicant
WO2/15244	2002-02-01		Applicant
WO2/27783(A1)	2002-04-01		Applicant
WO2/47168	2002-06-01		Applicant
WO2/071488	2002-09-01		Applicant
WO2/071491	2002-09-01		Applicant
WO2/071495	2002-09-01		Applicant
WO2/082514	2002-10-01		Applicant
WO2004/006311	2004-01-01		Applicant
WO2004/006327	2004-01-01		Applicant

Non-Patent Literature (280)

Aldrich et al., “Stability of C54 Titanium Germanosilicide on a Silicon—Germanium Alloy Substrate,” Journal of Applied Physics, vol. 77, No. 10 (1995) 5107-5114.Applicant
Antoniadis et al., “SOI Devices and Technology,” SOI devices and technology, Neuilly sur Seine, France, (1999), pp. 81-87.Applicant
Aoyama et al., “Facet formation mechanism of silicon selective epitaxial layer by Si ultrahigh vacuum chemical vapor deposition,” Journal of Crystal Growth, 136 (1994), pp. 349-354.Applicant
Arst et al., “Surface planarity and microstructure of low temperature silicon SEG and ELO,” Journal of Materials Research, vol. 6, No. 4 (Apr. 1991), pp. 784-791.Applicant
Aubry-Fortuna et al., “Phase Formation and Strain Relaxation During Thermal Reaction of Zr and Ti with Strained Si1−x−y GexCy Epilayers,” Journal of Applied Physics, vol. 88, Iss. 3 (2000), 1481-1423.Applicant
Augendre, “Elevated Source/Drain by Sacrificial Selective epitaxy for High Performance Deep Submicron CMOS: Process Window versus Complexity,” IEEE Transactions on Electron Devices, vol. 47, No. 7 (Jul. 2000), pp. 1484-1491.Applicant
Cao et al., “0.18-mm Fully-Depleted Silicon-on-Insulator MOSFET's,” IEEE Electron Device Letters, vol. 18, No. 6 (Jun. 1997), pp. 251-253.Applicant
Chieh et al., “Low-Resistance Bandgap-Engineered W/Sil-xGex/Si Contacts,” IEEE Electron Device Letters, vol. 17, No. 7 (Jul. 1996) pp. 360-362.Applicant
Choi et al., “30nm ultra-thin body SOI MOSFET with selectively deposited Ge raised S/D,” 58th Device Research Conference (2000) pp. 23-24.Applicant
Choi et al., “Nanoscale Ultrathin Body PMOSFETs With Raised Selective Germanium Source/Drain,” IEEE Electron Device Letters, vol. 22, No. 9 (Sep. 2001), pp. 447-448.Applicant
Detavernier et al., “CoSi2 Nucleation in the Presence of GE,” Thin Solid Films, vol. 384, No. 2 (2001), pp. 243-250.Applicant
Drowley et al., “Model for facet and sidewall defect formation during selective epitaxial growth of (001) silicon,” Applied Physics Letters, 52 (7) (Feb. 15, 1988), pp. 546-548.Applicant
Eaglesham et al., “Growth Morphology and the Equilibrium Shape: The Role of “Surfactants” in the Ge/Si Island Formation,” Physical Review Letters, vol. 70, No. 7 (Feb. 15, 1993), pp. 966-969.Applicant
Eberhart et al., “Ni/Ag Metallization for SiGe HBTs using a Ni Silicide Contact,” Semiconductor Science and Technology vol. 16, No. 9, (2001) pp. L47-L49.Applicant
Freiman et al., “Kinetics of Processes in the Ti—Si1−x Gex Systems,” Applied Physics Letters vol. 69, No. 25 (1996) pp. 3821-3823.Applicant
Freiman et al., “Titanium Metallization of Si/Ge Alloys and Superlattices,” Thin Solid Films vol. 294, No. 1-2 (1997) pp. 217-219.Applicant
Gallas et al., “Influence of doping on facet formation at the SiO2/Si interface,” Surface Science, 440 (1999), pp. 41-48.Applicant
Gannavaram, et al., “Low Temperature (≦800° C.) Recessed Junction Selective Silicon—Germanium Source/Drain Technology for sub-70 nm CMOS,” IEEE International Electron Device Meeting Technical Digest, (2000), pp. 437-440.Applicant
Ge et al., “Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering,” IEEE International Electron Devices Meeting Technical Digest, (2003) pp. 73-76.Applicant
Ghani et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors,” IEEE International Electron Devices Meeting Technical Digest, (2003), 11.6.1-11.6.3.Applicant
Glück et al., “CoSi2 and TiSi2 for Si/SiGe heterodevices,” Thin Solid Films, vol. 270 (1995) pp. 549-554.Applicant
Goulding, “The selective epitaxial growth of silicon,” Materials Science and Engineering, B17 (1993), pp. 47-67.Applicant
Greve et al., “Growth Rate of Doped and Undoped Silicon by Ultra-High Vacuum Chemical Vapor Deposition,” Journal of the Electrochemical Society, vol. 138., No. 6 (Jun. 1991), pp. 1744-1748.Applicant
Hamada et al., “A New Aspect of Mechanical Stress Effects in Scaled MOS Devices,” IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.Applicant
Hsiao et al., “Advanced Technologies for Optimized Sub-Quarter-Micrometer SOI CMOS Devices,” IEEE Transactions on Electron Devices, vol. 45, No. 5 (1998) pp. 1092-1098.Applicant
Huang et al., “Electrical and Compositional Properties of Co-Silicided Shallow P+-n Junction Using Si-Capped/Boron-Doped Sil−xGex Layer Deposited by UHVCME,” Journal of the Electrochemical Society, vol. 148, No. 3 (2001) pp. G126-C131.Applicant
Huang et al., “Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices,” IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.Applicant
Huang et al., “LOCOS-Induced Stress Effects on Thin-Film SOI Devices,” IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.Applicant
Huang, et al., “Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1−xGex Source/Drain”, IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.Applicant
Huang, et al., “Study on Ge/Si Ration Silidation, and Strain Relaxation of High Temperature Sputtered Co/ Si1−x Gex Structures,” Journal of Applied Physics, vol. 88, No. 4 (2000) pp. 1831-1837.Applicant
Iida et al., “Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility,” Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.Applicant
Ilderem et al., “Very low pressure chemical vapor deposition process for selective titanium silicide films,” Appl. Phys. Lett., vol. 53, No. 8 (Aug. 22, 1988) pp. 687-689.Applicant
Ishitani et al., “Facet Formation in Selective Silicon Epitaxial Growth,” Japanese Journal of Applied Physics, vol. 24, No. 10 (Oct. 1985), pp. 1267-1269.Applicant
Ito et al., “Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design,” IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250.Applicant
Jang et al., “Phosphorus doping of epitaxial Si and Si1−xGex at very low pressure,” Applied Physics Letters, 63 (12) (Sep. 20, 1993), pp. 1675-1677.Applicant
Jastrzebski, “SOI by CVD: Epitaxial Lateral Overgrowth (ELO) Process—Rewview,” Journal of Crystal Growth, 63 (1983), pp. 493-526.Applicant
Jungemann et al., “Full-Band Monte Carlo Simulation of a 0.12 μm-Si-PMOSFET with and without a Strained SiGe-Channel”, IEEE Electron Devices Meeting, 1998, pp. 897-900.Applicant
Kamins et al., “Kinetics of selective epitaxial deposition of Si1−xGex,” Applied Physics Letters, 61 (6) (Aug. 10, 1992), pp. 669-671.Applicant
Kandel et al., “Surfactant Mediated Crystal Growth of Semiconductors,” Physical Review Letters, vol. 75, No. 14 (Oct. 2, 1995), pp. 2742-2745.Applicant
King et al., “A Polycrystalline Si1−xGex-Gate CMOS Technology”, IEEE, vol., No., 1990, pp. 253-256.Applicant
King, “Silicon—Germanium: from Microelectronics to Micromechanics,” Presentation to the Thin Films Users Group Meeting, AVS Northern California Chapter, Apr. 17, 2002.Applicant
Kitajima et al., “Lattice Defect in Selective Epitaxial Silicon and Laterally Overgrown Regions on SiO2,” Journal of Crystal Growth, 98 (1989), pp. 264-276.Applicant
Ku et al., “High Performance PMOSFETS With Ni(Si1−x Gex )/Poly-Si0.8Ge0.2 Gate,” IEEE-2000 Symposium on BLSI Technology Digest of Technical Papers, pp. 114-115 (2000).Applicant
Kummer et al., “Low energy plasma enhanced chemical vapor deposition,” Materials Science and Engineering, B89 (2002), pp. 288-295.Applicant
Kurosawa et al., “A New Bird's Beak Free Field Isolation Technology for VLSI Devices,” IEDM Technical Digest, Washington, D.C., Dec. 7-9, 1981, pp. 384-387.Applicant
Lai, J.B. et al., “Effects of Composition on the Formation Temperatures and Electrical Resistivities of C54 Titanium Germanosilicide in Ti—Si1−x Gex Systems,” Journal of Applied Physics, vol. 86, No. 3 (1999) pp. 1340-1345.Applicant
Langdo, “Selective SiGe Nanostructures,” Ph.D. Thesis, Massachusetts Institute of Technology, 2001.Applicant
Li et al., “Modeling of facet growth on patterned Si substrate in gas source MBE,” Journal of Crystal Growth, 157 (1995), pp. 185-189.Applicant
Lochtefeld et al., “Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress,” IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp. 591-593.Applicant
Lochtefeld, “Toward the End of the MOSFET Roadmap: Investigating Fundamental Transport Limits and Device Architecture Alternatives,” Ph.D. Thesis, Massachusetts Institute of Technology, 2001.Applicant
Lynch, “Self-Aligned Contact Schemes for Source-Drains in Submicron Devices,” IEDM Technical Digest (1987) pp. 354-357.Applicant
Maillard-Schaller et al., “Role of substrate strain in the sheet resistance stability of NiSi deposited on Si(100),” Journal of Applied Physics, vol. 85, No. 7 (Apr. 1, 1999) pp. 3614-3618.Applicant
Maiti et al., “Strained-Si Heterostructure Field Effect Transistors,” Semicond. Sci. Technol., vol. 13, pp. 1225-1246 (1998).Applicant
Mercier et al., “Selective TiSi2 Deposition with no Silicon Substrate Consumption by Rapid Thermal Processing in a LPCVD Reactor,” Journal of Electronic Materials, vol. 19, No. 3 (1990) pp. 253-258.Applicant
Meyer, “Elevated Source/Drain Structures,” The ASM Epitaxy Newsletter of Continuous Improvement, (Spring 1998) pp. 1-3.Applicant
Meyerson et al., “Phosphorus-Doped Polycrystalline Silicon via LPCVD,” Journal of the Electrochemical Society, vol. 131, No. 10 (Oct. 1984), pp. 2366-2368.Applicant
Miyano et al., “Facet-Free Si Selective Epitaxial Growth Adaptable to Elevated Source/Drain MOSFETs with Narrow Shallow Trench Isolation,” Japanese Journal of Applied Physics. Vol. 38, Part 1, No. 4B (Apr. 1999), pp. 2419-2423.Applicant
Moon et al., “Application of interferometric broadband imaging alignment on an experimental x-ray stepper,” Journal of Vacuum Science and Technology, B 16(6) (Nov./Dec. 1998), pp. 3631-3636.Applicant
O'Neill et al., “Si—Ge Virtual Substrate N-Channel Heterojunction MOSFETSs”, Semiconductor Science Technology, vol. 14, No. 9, 1999, pp. 784-789.Applicant
Okada et al., “Epitaxial Growth of Heavily B-Doped SiGe Films and Interfacial Reaction of Ti/B-Doped SiGe Bilayer Structure using Rapid Thermal Processing,” Thin Solid Films, vol. 369, No. 1-2 (2000) pp. 130-133.Applicant
Ootsuka et al., “A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications,” IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 575-578.Applicant
Osburn et al., “Low parasitic resistance contacts for scaled ULSI devices,” Thin Solid Films, 332 (1998), pp. 428-436.Applicant
Ota et al., “Novel Locally Strained Channel Technique for High Performance 55nm CMOS,” IEEE International Electron Devices Meeting Technical Digest, (2002), pp. 27-30.Applicant
Öztürk et al., “Rapid Thermal Chemical Vapor Deposition of Germanium and Germanium/Silicon Alloys on Silicon: New Applications in the Fabrication of MOS Transistors,” Mat. Res. Soc. Symp. Proc., vol. 224 (1991) pp. 223-234.Applicant
Öztürk, et al., “Advanced Si1−xGex Source/Drain and Contact Technologies for Sub-70 nm CMOS,” IEEE International Electron Device Meeting Technical Digest, (2002), pp. 375-378.Applicant
Öztürk, et al., “Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si1−xGex Source/Drain Junctions for Nanoscale CMOS,” IEEE International Electron Device Meeting Technical Digest (2003), pp. 497-500.Applicant
Öztürk, et al., “Selective Silicon—Germanium Source/Drain Technology for Nanoscale CMOS,” Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.Applicant
Öztürk, et al., “Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon—Germanium Technology,” Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.Applicant
Pfiester et al., “A Self-Aligned Elevated Source/Drain MOSFET,” IEEE Electron Device Letters, vol. 11, No. 9 (Sep. 1990), pp. 365-367.Applicant
Ponomarev et al., “High-Performance Deep SubMicron CMOS Technologies with Polycrystalline-SiGe Gates,” IEEE Transactions on Electron Devices, vol. 47, No. 4, Apr. 2000, pp. 848-855.Applicant
Qin, et al., Structure and Thermal Stability of Ni/Si1−x Gex Contacts for VLSI Applications vol. 36, No. 21 (Oct. 2000) pp. 1819-1821.Applicant
Raaijmakers et al., “Enabling technologies for forming and contacting shallow junctions in Si: HF-vapor cleaning and selective epitaxial growth of Si and SiGe,” Journal of Vacuum Science and Technology, B 17(5) (Sep./Oct. 1999), pp. 2311-2320.Applicant
Ren et al., “A Novel Implantation Free Raised Source/Drain MOSFET Process Using Selective Rapid Thermal Chemical Vapor Deposition of In-Situ Boron Doped SixGe1−x, ” Mat. Res. Soc. Symp. Proc., vol. 303 (1993) pp. 37-41.Applicant
Reynolds et al., “Selective titanium disilicide by low-pressure chemical vapor deposition,” J. Appl. Phys., vol. 65, No. 8 (Apr. 15, 1989) pp. 3212-3218.Applicant
Robbins et al., “A model for heterogeneous Growth of Si1−xGex films from hydrides,” Journal of Applied Physics, 69 (6) (Mar. 15, 1991), pp. 89-91.Applicant
Rodder et al., “Raised Source/Drain MOSFET with Dual Sidewall Spacers,” IEEE Electron Device Letters, vol. 12, No. 3 (Mar. 1991), pp. 89-91.Applicant
Samavedam et al., “Elevated source drain devices using silicon selective epitaxial growth,” Journal of Vacuum Science and Technology, B 18(3) (May/Jun. 2000), pp. 1244-1250.Applicant
Savina et al., “Faceting of a growing crystal surface by surface diffusion,” Physical Review, E 67, 021606 (2003), pp. 1-16.Applicant
Sedgwick et al., “Growth of Facet-Free Selective Silicon Epitaxy at Low Temperature and Atmospheric Pressure,” Journal of the Electrochemical Society, vol. 138, No. 10 (Oct. 1991), pp. 3042-3047.Applicant
Shibata et al., “High Performance Half-Micron PMOSFETs with 0.1UM Shallow P+N Junction Utilizing Selective Silicon Growth and Rapid Thermal Annealing,” IEDM Technical Digest(1987) pp. 590-593.Applicant
Shimizu et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement,” IEEE International Electron Devices Meeting Technical Digest, (2001), pp. 433-436.Applicant
Sidek et al., “Reduction of parasitic bipolar transistor action and punchthrough susceptibility in MOSFETs using Si/Si1—xGex sources and drains,” Electronics Letters, vol. 32, No. 3 (Feb. 1, 1996), pp. 269-270.Applicant
Sun et al., “A Comparative Study of n+/p Junction Formation for Deep Submicron Elevated Source/Drain Metal Oxide Semiconductor Field Effect Transistors,” Journal of the Electrochemical Society, vol. 144, No. 10 (Oct. 1997), pp. 3659-3664.Applicant
Sun et al., “The Effect of the Elevated Source/Drain Doping Profile on Performance and Reliability of Deep Submicron MOSFET's,” IEEE Transactions on Electron Devices, vol. 44, No. 9 (Sep. 1997), pp. 1491-1498.Applicant
Sun et al., “Impact of Epi Facets on Deep Submicron elevated Source/Drain MOSFET Characteristics,” IEEE Transactions on Electron Devices, vol. 45, No. 6 (Jun. 1998), pp. 1377-1380.Applicant
Thompson et al., “A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and lum2 SRAM Cell,” IEEE International Electron Devices Meeting Technical Digest, (2002), pp. 61-64.Applicant
Thompson et al., “A Logic Nanotechnology Featuring Strained-Silicon,” IEEE Electron Device Letters, vol. 25, No. 4 (Apr. 2004), pp. 191-193.Applicant
Tiwari et al., “Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain,” IEEE International Electron Devices Meeting Technical Digest, (1997), pp. 939-941.Applicant
Tromp et al., “Local Dimer Exchange in Surfactant-Mediated Epitaxial Growth,” Physical Review Letters, vol. 68, No. 7 (Feb. 17, 1992), pp. 954-957.Applicant
Uchino et al., “MOSFETs with Ultrashallow Junction and Minimum Drain Area Formed by Using Solid-Phase Diffusion from SiGe,” IEEE Transactions on Electron Devices, vol. 48, No. 7 (July 2001) pp. 1406-1411.Applicant
Uchino, et al., “A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs,” IEEE International Electron Device Meeting Technical Digest, (1997), pp. 479-482.Applicant
Uhrberg et al., “Electronic and atomic structure of arsenic terminated Si(100),” Journal of Vacuum Science and Technology, A 4 (3) (May/Jun. 1986), pp. 1259-1264.Applicant
Violette et al., “Facet-Free Selective Silicon Epitaxy by Reduced-Pressure Chemical Vapor Deposition: Process Evaluation and Impact on Shallow Trench Isolation,” Journal of the Electrochemical Society, 146 (5) (1999), pp. 1895-1902.Applicant
Wong et al., “Elevated Source/Drain MOSFET,” IEDM Technical Digest, 28 (1984), pp. 634-637.Applicant
Xiang et al., “Interfacet mass transport and facet evolution in selective epitaxial growth of Si by gas source molecular beam epitaxy,” Journal of Vacuum Science and Technology, B 14(3) (May/Jun. 1996), pp. 2381-2386.Applicant
Yasuda et al., “Interfacial Reactions of Ti / and Zr / Si1−xGex / Si Contacts with Rapid Thermal Annealing”, Thin Solid Films, vol./No. 373, 2000, pp. 73-78.Applicant
Yew, “Growth and Characterization of Low Temperature Silicon Selective Epitaxy,” Ph.D. Thesis, MIT, 1990, pp. 1-210.Applicant
Yu et al., “Doping reaction of PH3 and B2H6 with Si(100),” Journal of Applied Physics, 59 (12) (Jun. 15, 1986), pp. 4032-4037.Applicant
Armstrong “Technology for SiGe Heterostructure-Based CMOS Devices,” Ph.D. Thesis, Massachusetts Institue of Technology, Department of Electrical Engineering and Computer Science (Jun. 30, 1999).Applicant
Armstrong et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEDM Technical Digest (1995 International Electron Devices Meeting), pp. 761-764.Applicant
Augusto et al., “Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,” This Solid Films, vol. 294, No. 1-2, pp. 254-257 (Feb. 15, 1997).Applicant
Barradas et al., “RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,” Modern Physics Letters B, 2001 (abstract).Applicant
Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999), pp. 205-210.Applicant
Bouillon et al., “Search for the optimal channel architecture for 9.18/0.12 um bulk CMOS experimental study,” IEEE, (1996), pp. 21.2.1-21.2.4.Applicant
Bruel et al., “®SMART CUT: A Promising New SOI Material Technology.” Proceedings of the 1995 IEEE International SOI Conference (Oct. 1995), pp. 178-179.Applicant
Bruel, “Silicon on Insulator Material Technology,” Electronic Letters, vol. 31, No. 14 (Jul. 6, 1995), pp. 1201-1202.Applicant
Bufler et al., “Hole transport in strained Si1−xGex alloys on Si1−yGey substrates,” Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998), pp. 5597-5602.Applicant
Burghartz et al., “Microware Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology,” IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1 (Jan. 1996), pp. 100-104.Applicant
Canaperi et al., “Preparation of a relaxed Si—Ge layer on an insulator in fabrication high-speed semiconductor devices with strained epitaxial films,” Intern. Business Machines Corporation, USA, 2002 (abstract).Applicant
Carlin et al., “High Efficiency GaAs-on Si Solar Cells with High Voc Using Graded GeSi Buffers,” IEEE (2000), pp. 1006-1011.Applicant
Chang et al., “Selective Etching of SeGe/Si Heterostructures,” Journal of the Electrochemical Society, No. 1 (Jan. 1991), pp. 202-204.Applicant
Cheng et al., “Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,” IEEE Electron Device Letters. Vol. 22, No. 7 (Jul. 2001), pp. 321-323.Applicant
Cheng et al., “Relaxed Silicon—Germanium on Insulator Substrate by Layer Transfer,” Journal of Electronic Materials, vol.30, No. 12 (2001), pp. L37-39.Applicant
Cullis et al., “Growth ripples upon strained SiGe expitaxial layers on Si and misfit dislocation interactions,” Journal of Vacuum Science and Technology A. Vol. 12, No. 4 (Jul./Aug. 1994), pp. 1924-1931.Applicant
Currie et al., “Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates,” Journal of Vacuum Science and Technology B. Vol. 19, No. 6 (Nov./Dec. 2001), pp. 2268-2279.Applicant
Currie et al., “Controlling Threading Dislocation in GE on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,” Applied Physics Letters, vol. 72, No. 14 (Feb. 1998), pp. 1718-1720.Applicant
Eaglesham et al., “Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),” Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990), pp. 1943-1946.Applicant
Feijoo et al., “Expitaxial Si—Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,” Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994), pp. 493-496.Applicant
Fischetti et al., “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” Journal of Applied Physics, vol. 80, No. 4 (Aug. 15, 1996), pp. 2234-2252.Applicant
Fischetti, “Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in this-oxide structures,” Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001), pp. 1232-1250.Applicant
Fitzgerald et al., “Dislocation dynamics in relaxed graded composition semiconductors,” Materials Science and Engineering, B67 (1999), pp. 53-61.Applicant
Fitzgerald et al., “Relaxed GexSi1−x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,” Journal of Vacuum Science and Technology, (Jul./Aug. 1992), pp. 1807-1819.Applicant
Fitzgerald et al., “Totally Relaxed GexSi1−x Layers with Low Threading Dislocation Densities Grown on Si Substrates,” Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991), pp. 811-813.Applicant
Garone et al., “Silicon vapor phase epitaxial growth catalysis by the presence of germane,” Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990), pp. 1275-1277.Applicant
Godbey et al., (1990) “Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained Si0.7Ge0.3 Layer as an Etch Stop,” Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.Applicant
Gray et al., “Analysis and Design of Analog Integrated Circuits,” John Wiley & Sons, 1984, pp. 605-632.Applicant
Grillot et al., “Acceptor diffusion and segregation in (AIxGa1−x)0.5In0.5P heterostructures,” Journal of Applied Physics, vol. 91, No. 8 (2002), pp. 4891-4899.Applicant
Grützmacher et al., “Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,” Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993), pp. 2531-2533.Applicant
Hackbarth et al., “Alternatives to Thick MBE-Grown Relaxed SiGe Buffers,” This Solid Films, vol. 369, pp. 148-151 (2000).Applicant
Hackbarth et al., “Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,” Journal of Crystal Growth, vol. 201/202 (1999), pp. 734-738.Applicant
Halsall et al., “Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AlGaInP system,” Journal of Applied Physics, vol. 85, No. 1 (1999), pp. 199-202.Applicant
Herzog et al., “SiGe-based FETS: Buffer Issues and Device Results,” Thin Solid Films, vol. 380, No. 1-2, pp. 36-41 Dec. 12, 2000.Applicant
Höck et al., “Carrier mobilities in modulation doped Si1−xGex heterostructures with respect to FET applications,” Thin Solid Films, vol. 336 (1998), pp. 141-144.Applicant
Höck et al., “High hole mobility Si0.17Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,” Applied Physics Letters, vol.. 76, No. 26 (Jun. 26, 2000), pp. 3920-3922.Applicant
Höck et al., “High performance 0.25 um p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998), pp. 1888-1889.Applicant
Hsu et al., “Surface morphology of related GexSi1−x films,” Appl. Phys. Lett., vol. 61, No. 11 (1992), pp. 1293-1295.Applicant
Huang et al., (2001) “Carrier Mobility enhancement in strained Si-on insulator fabricated by wafer bonding”, 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.Applicant
Huang et al., “High quality strain-relaxed SiGe alloy grown on implanted silicon on-insulator substrate,” Applied Physics Letters, vol. 76, No. 19 (May 8, 2000), pp. 2680-2682.Applicant
Huang et al., “The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits,” IEEE Journal of Solid-State Circuits, vol. 33, No. 7 (Jul. 1998), 1023-1036.Applicant
IBM Technical Disclosure Bulletin, “Optimal Growth Technique and Strucutre for Strain Relaxation of Si—Ge Layers on Si Substrates,” vol. 32, No. 8A (Jan. 1990), pp. 330-331.Applicant
IBM Technical Disclosure Bulletin, “2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,” vol. 35, No. 4B (Sep. 1992), pp. 136-140.Applicant
Ishikawa et al., “Creation of Si—Ge-based SIMOX structures by low energy oxygen implantation,” Proceedings for the 1997 IEEE International SOI COnference (Oct. 1997), pp. 17-18.Applicant
Ishikawa et al., “SiGe-on-insulator substrate using SiGe alloy grown Si(001),” Applied Physics Letters vol. 75, No. 7 (Aug. 16, 1999), pp. 983-985.Applicant
Ismail et al., “Modulation-doped n-type Si/SiGe with Inverted Interface,” Applied Physics Letters , 65 (10), pp. 1248-1250 Sep. 5, 1994.Applicant
Ismal, “Si/SiGe High-Speed Field-Effect Transistors,” International Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995), pp. 20.1.1-20.1.4.Applicant
Kearney et al., “The effect of alloy scattering on the mobility of holes in a Si1−xGex quantum well,” Semiconductor Science and Technology, vol. 13 (1998).Applicant
Kim et al., “A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier,” IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (Aug. 1998), pp. 293-295.Applicant
Koester et al., “Extremely High Transconductance Ge/Si0.4Ge0.4 p-MODFET's Grown by UHV-CVD,” IEEE Electron Device Letters, vol. 21, No. 3 (March 2000), pp. 110-112.Applicant
Konig et al., “Design Rules for N-Type SiGe Hetero FETs,” Solid State Electronics, vol. 41, No. 10, pp. 1541-1547 Oct. 1, 1997.Applicant
König et al., “p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates,” IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993), pp. 205-207.Applicant
König et al., “SiGe HBTs and HFETs,” Solid-State Electronics, vol. 38, No. 9 (1995), pp. 1959-1602.Applicant
Kuznetsov et al., “Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,” J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995).Applicant
Langdo et al., (2002) “Preperation of Novel SiGe-free Strained Si on Insulator Substrates” IEEE International SOI Conference, pp. 211-212 (XP002263057).Applicant
Larson, “Integrated Circuite Technology Options for RFIC's —Present Status and Future Directions,” IEEE Journal of Solid-State Circuits, vol. 33, No. 3 (Mar. 1998), pp. 387-399.Applicant
Lee et al., “CMOS RF Integrated Circuits at 5 GHz and Beyond,” Proceedings of the IEEE, vol. 88, No. 19 (Oct. 2000), pp. 1560-1571.Applicant
Lee et al., “Strained Ge Channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1−xGex/Si virtual substrates,” Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001), pp. 3334-3346.Applicant
Lee et al., “Strained Ge Channel P-type MOSFETs fabricated on Si1−xGex/Si virtual substrates,” Material Research Society Symposium Proceedings, vol. 686 (2002), pp. A1.9.1-A1.9.5.Applicant
Leitz et al., “Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,” Material Research Society Symposium Proceedings, vol. 686 (2002), pp. A3.10.1-A3.10.6.Applicant
Leitz et al., “Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,” Journal of Applied Physics, vol. 90, No. 6.Applicant
Leitz et al, “Hole mobility enhancements in straind Si/Si1−yGey P-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1−xGex (x<y) virtual substrates,” Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001), pp. 4246-4248.Applicant
Li et al., “Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field-effect transistors with reduced short-channel effects,” Vacuum Science and Technology A, vol. 20, No. 3 (May/Jun. 2002), pp. 1930-1033.Applicant
Lu et al., “High Perfromance 0.1 μm Gate-Length P-Type SiGe MODFET's and MOS-MODFET's,” IEEE Transactions on Electron Devices, vol. 47, No. 8 (Aug. 2000), pp. 1645-1652.Applicant
Maszara, “Silicon-On-Insulator by Wafer Bonding: A Review,” Journal of the Electrochemical Society, No. 1 (Jan. 1991), pp. 341-347.Applicant
Meyerson et al., “Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,” Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1998), pp. 2555-2557.Applicant
Mizuno et al., “Advance SOI-MOSFETs with Strained-Si Channel for High Speed CMOS-Electron/Hole Mobility Enhancement,” Digest of Technical Papers, 2002 Symposium on VLSI Technology, Honolulu, June 13-15, New York, NY, pp. 210-211.Applicant
Mizuno et al., “Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE Electron Device Letters, vol. 21, No. 5 (May 2000), pp. 230-232.Applicant
Mizuno et al., “High-Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE IDEM Technical Digest, (1999 Internatinal Electron Device Meeting), pp. 934-936.Applicant
Nayak et al., “High-Mobility Strained-Si PMOSFET's,” IEEE Transactions on Electron Devices, vol. 43, No. 10 (Oct. 1996), pp. 1709-1716.Applicant
Ota et al., “Application of heterojunction FET to power amplifier for cellular telephone,” Electronic Letters, vol. 30, No. 11 (May 26, 1994), pp. 906-907.Applicant
Papananos, “Radio-Frequency Microelectronic Circuits for Telecommunication Applications,” (1999), pp. 115-117,188-193.Applicant
Parker et al., “SiGe Heterostructure CMOS Circuits and Applications”, Solid-State Electronics, vol. 43, pp. 1497-1506 (1996).Applicant
Ransom et al., “Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,” IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991), p. 2695.Applicant
Reinking et al., “Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,” Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999), pp. 503-504.Applicant
Rim, “Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors,” Ph.D. Thesis, Stanford University, 1999, pp. 1-184.Applicant
Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs,” IEEE, (1995), pp. 517-520.Applicant
Rim and Hoyt, “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's”, IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.Applicant
Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEEE Trans. Electron Devices, Aug. 1996, pp. 1224-1232.Applicant
Sakaguchi et al., “ELTRAN by splitting porous Si layers,” Proceedings of the 195th Int. SOI Symposium, Electrochemical Society, vol. 99-3 (1999), pp. 117-121.Applicant
Schäffler, “High-Mobility Si and Ge Structures,” Semiconductor Science and Technology, vol. 12 (1997), pp. 1515-1549.Applicant
Sugimoto et al., “A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 μm CMOS VCO Circuit,” Institute of Electronics, Information and Communication Engineers, vol. E82-C, No. 7 (Jul. 1999), pp. 1327-1329.Applicant
Ternent et al., “Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits,” IEEE (Oct. 2000), pp. 38-43.Applicant
Tsang et a., “Measurements of alloy composition and strain in thin GexSi1−x layers,” Journal of Applied Physics, vol. 75, No. 12 (Jun. 15, 1994), pp. 8098-8108.Applicant
Tweet et al., “Factors determining the composition of strained GeSi layers grown with disilane and germane,” Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994), pp. 2579-2581.Applicant
Usami et al., “Spectroscopic study of Si-based quantum wells with neighboring confinement structure,” Semicon. Sci. Technol., 1997 (abstract).Applicant
Welser et al., “Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,” IEEE Electron Device Letters, vol. 15, No.3 (Mar. 1994), pp. 100-102.Applicant
Welser et al., “Evidence of Real-Space Hot-Electron transfer in High Mobility, Strained-Si Multilayer MOSFETs,” IEDM, pp. 545-548 (1993).Applicant
Welser et al., “NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,” IEEE, pp. 1000-1002 (1992).Applicant
Welser, “The application of strained-silicon/relaxed-silicon germanium heterostructures to metal-oxide-semicnductor field-effect transistors,” Ph.D. Thesis, Stanford University Dept. of Electrical Engineering, 1995.Applicant
Wolf and Tauber, Silicon Processing for the VLSI Era Vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, 1986, pp. 384-386.Applicant
Xie et al., “Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,” Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994), pp. 3006-3009.Applicant
Xie et al., “Very high mobility two-dimensional hole gas in Si/ GexSi1−x/Ge structures grown by molecular beam epitaxy,” Applied Physics Letters, vol. 63, No. 16 (Oct. 18, 1993), pp. 2263-2264.Applicant
Xie, “SiGe field effect transistors,” Materials Science and Engineering, vol. 25 (1999), pp. 89-121.Applicant
Yamagata et al., “Bonding, Splitting and Thinning by Porous Si in ELTRAN; SOI-Epi Wafer,” Material Research Society Symposium Proceedings, vol. 681E (2001), pp. 18.2.1-18.2.10.Applicant
Yeo et al., “Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,” IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000), pp. 161-163.Applicant
Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,” IEEE, (1998), pp. 25-28.Applicant
Ahlgren et al., “A SiGe HBT BICMOS Technology for Mixed-Signal RF Applications,” 1997 IEEE Bipolar/BiCMOS Circuits and Tech. Meeting 195.Applicant
Ahn et al., “Film Stress-Related Vacancy Supersaturation in Silicon Under Low-Pressure Chemical Vapor Deposited Silicon Nitride Films,” 64 J. Applied Physics 4914 (1988).Applicant
Antonelli et al., “Pressure and Strain Effects on Diffusion,” 163 Materials Res. Soc'y Symp. Proc. 523 (1989).Applicant
Augendre et al., “Elevated Source/Drain by Sacrificial Selective Epitaxy for High Performance Deep Submicron CMOS: Process Window Versus Complexity,” 47 IEEE Transactions on Electron Devices 1484 (2000).Applicant
Badenes et al., “A High Performance 0.18 μm CMOS Technology Designed for Manufacturability,” 1997 Proc. 27th European Solid-State Device Res. Conf. 404.Applicant
Badenes et al., “Optimisation of Critical Parameters in a Low Cost, High Performance Deep Submicron CMOS Technology,” 1999 Proc. 29th European Solid-State Device Res. Conf. 628.Applicant
Borland et al., “Low Temperature Pressure Silicon Epitaxial Growth and Its Application to Advanced Dielectric Isolation Technology,” 1986 Extended Abstracts 18th (1986 Int'l) Conf. on Solid State Devices and Materials 53.Applicant
Borland, “Novel Device Structures by Selective Epitaxial Growth (SEG),” 1987 Int'l Electron Devices Meeting Tech. Dig. 12.Applicant
Carns et al., “Hole Mobility Measurements in Heavily Doped Si1−xGex Strained Layers,” 41 IEEE Transactions on Electron Devices 1273 (1994).Applicant
Carter et al., “Residual Defects Following Rapid Thermal Annealing of Shallow Boron and Boron Fluoride Implants into Preamorphized Silicon,” 44 Applied Physics Letters 459 (1984).Applicant
Cowern et al., “Diffusion in Strained Si(Ge),” 72 Physical Review Letters 2585 (1994).Applicant
Cressler, “SiGe HBT Technology: A New Contender for Si-Based RF and Microwave Circuit Applications,” 46 IEEE Transactions on Microwave Theory and Tech. 572 (1998).Applicant
Czaja, “Conditions for Generation of Slip by Diffusion of Phosphorus into Silicon,” 37 J. Applied Physics 3441 (1966).Applicant
Daembkes et al., “The N-Channel SiGe/Si Modulation-Doped Field-Effect Transistor,” 33 IEEE Transactions on Electron Devices 633 (1986).Applicant
Drowley et al., “Model for Facet and Sidewall Defect Formation During Selective Epitaxial Growth of (001) Silicon,” 52 Applied Physics Letters 546 (1988).Applicant
Endo et al., “Novel Device Isolation Technology with Selective Epitaxial Growth,” 1982 Int'l Electron Devices Meeting Tech. Dig. 241.Applicant
Endo et al., “Scaled CMOS Technology Using SEG Isolation and Buried Well Process,” 33 IEEE Transactions on Electron Devices 1659 (1986).Applicant
Fahey et al., “Point Defects and Dopant Diffusion in Silicon,” 61 Reviews of Modern Physics 289 (1989).Applicant
Fair, “Boron Diffusion in Silicon-Concentration and Orientation Dependence, Background Effects and Profile Estimation,” 122 Electrochemical Soc'y 800 (1975).Applicant
Fitch, “Selectivity Mechanisms in Low Pressure Selective Epitaxial Silicon Growth,” 141 J. Electrochemical Soc'y 1046 (1994).Applicant
Fuller et al., “Diffusion of Donor and Acceptor Elements in Silicon,” 27 J. Applied Physics 544 (1956).Applicant
Gaworzewski et al., “Electrical Properties of Lightly Doped P-type Silicon—Germanium Single Crystals,” 83 J. Applied Physics 5258 (1998).Applicant
Goo et al., “Scalability of Strained-Si nMOSFETs Down to 25 nm Gate Length,” 24 IEEE Electron Device Letters 351 (2003).Applicant
Gwoziecki et al., “Suitability of Elevated Source/Drain for Deep Submicron CMOS, ” 1999 Proc. 29th European Solid-State Device Res. Conf. 384.Applicant
Harame et al., “A High-Performance Epitaxial SiGe-Base ECL BiCMOS Technology,” 1992 Int'l Electron Devices Meeting Tech. Dig. 19.Applicant
Hopkins et al., “Enhanced Diffusion in Boron Implanted Silicon,” 132 Journal of the Electrochemical Society 2035 (1985).Applicant
Hu et al., “Channel and Source/Drain Engineering in High-Performance Sub-0.1 μm NMOSFETs Using X-Ray Lithography,” 1994 Symp. on VLSI Tech. Dig. Tech Papers 17.Applicant
Huang et al., “N-Channel MOS Transistors Below 0.5 μm with Ultra-Shallow Channels Formed by Low Temperature Selective Silicon Epitaxy,” 387 Materials Res. Soc'y Symp. Proc. 347 (1995).Applicant
Ishitani et al., “Facet Formation in Selective Silicon Epitaxial Growth,” 24 Japanese J. Applied Physics 1267 (1985).Applicant
Ishitani et al., “Local Loading Effect in Selective Silicon Epitaxy,” 23 Japanese J. Applied Physics L391 (1984).Applicant
Jain et al., “Theoretical Calculations of the Fermi Level and of Other Parameters in Phosphorus Doped Silicon at Diffusion Temperatures,” 21 IEEE Transactions on Electron Devices 155 (1974).Applicant
Kato, “The Annealing Time and Temperature Dependence of Electrical Dopant Activation in High-Dose BF 2 Ion Implanted Silicon,” 141 J. Electrochemical Soc'y 3158(1994).Applicant
Kim et al., “Properties of C-Axis-Oriented Freestanding GaN Substrates Prepared on Fused Silica Glass” by Hydride Vapor Phase Epitaxy, 33 J. Korean Physical Soc'y (1998).Applicant
King et al., “Si/Si1−xGex Heterojunction Bipolar Transistors Produced by Limited Reaction Processing,” 10 IEEE Electron Device Letters 52 (1989).Applicant
Kitajima et al., “Crystalline Defects in Selectively Epitaxial Silicon Layers,” 22 Japanese J. Applied Physics L 783 (1983).Applicant
Kuo et al., “Effects of Strain on Boron Diffusion in Si and Si 1−x Gex,” 66 Applied Physics Letters 580 (1995).Applicant
Lee et al., “High Quality Thin Epitaxial Silicon Layers Deposited Selectively by Rapid Thermal Processing,” 1989 Proc. Second Int'l Symp' on Ultra Large Scale Integration Sci. Tech. 233.Applicant
Loechelt et al., “Measurement and Modeling of Boron Diffusion in Si and Strained Si1−xGex Epitaxial Layers During Rapid Thermal Annealing,” 74 J. Applied Physics 5520 (1993).Applicant
Lunnon et al., “Furnace and Rapid Thermal Annealing of P+/ n Junctions in BF 2-Implanted Silicon,” 132 J. Electrochemical Soc'y 2473 (1985).Applicant
Maseeh et al., Plastic Deformation of Highly Doped Silicon, A21-A23 Sensors & Actuators 861 (1990).Applicant
Mazuré et al., “Facet Engineered Elevated Source/Drain by Selective Si Epitaxy for 0.35 Micron MOSFETS,” 1992 Int'l Electron Devices Meeting Tech. Dig. 853.Applicant
Mehregany et al., “Anisotropic Etching of Silicon in Hydrazine,” 13 Sensors and Actuators 375 (1988).Applicant
Meyerson, “Low-Temperature Silicon Epitaxy by Ultrahigh Vacuum/Chemical Vapor Disposition,” 48 Applied Physics Letters 797 (1986).Applicant
Mirabedini et al., “Submicrometre Elevated Source and Drain MOSFET Technology Using E-Beam Evaporated Silicon,” 33 Electronics Letters 1183 (1997).Applicant
Miyake et al, “Transient Enhanced Diffusion of Ion-Implanted Boron in Si During Rapid Thermal Annealing,” 63 J. Applied Physics 1754 (1988).Applicant
Miyauchi et al., “Low-Temperature (850° C.) Silicon Selective Epitaxial Growth on HF-Treated Si (100) Substrates Using SiH4—HCL—H2 Systems,” 138 J. Electrochemical Soc'y 3480 (1991).Applicant
Mizuo et al., “Anomalous Diffusion of B and P in Si Directly Masked with Si3N4,” 21 Japanese J. Applied Physics 281 (1982).Applicant
Moleshi et al., “Single-Wafer Integrated Semiconductor Device Processing,” 39 IEEE Transactions on Electron Devices 4 (1992).Applicant
Moriya et al., “Boron Diffusion in Strained Si1−xGex Epitaxial Layers,” 71 Physical Review Letters 883 (1993).Applicant
Moriya et al., “Doping and Electrical Characteristics of In Situ Heavily B-Doped Si1−xGex Films Epitaxially Grown Using Ultraclean LPCVD,” 343-344 Thin Solid Films 541 (1999).Applicant
Murota et al., “CVD Si1−xGex Epitaxial Growth and Its Doping Control,” 27 J. Japanese Ass'n for Crystal Growth 171 (2000).Applicant
Nakahara et al., “Ultra-Shallow In-Situ-Doped Raised Source/Drain Structure for Sub-Tenth Micron CMOS,” 1996 Symp. on VLSI Tech. Dig. Tech. Papers 174.Applicant
Noda et al., “Doping and Electrical Characteristics of In-Situ Heavily B-Doped Si1−x−yGexCy Films Epitaxially Grown Using Ultraclean LPCVD,” 380 Thin Solid Films 57 (2000).Applicant
Noh et al., “Contact Resistivity Between Tungsten and Impurity (P and B)-doped Si1−x−yGexCy Epitaxial Layer,” 212-213 Applied Surface Sci. 679 (2003).Applicant
Park et al., “Analysis of Ion-Implanted Amorphous and Polycrystalline Silicon Films as Diffusion Sources for Ultrashallow Junctions,” 70 J. Applied Physics 1397 (1991).Applicant
Patton et al., “Silicon—Germaniúm-Base Heterojunction Bipolar Transistors by Molecular Beam Epitaxy,” 9 IEEE Electron Device Letters 165 (1988).Applicant
Pfiester et al., “Anomalous Co-Diffusion Effects of Germaniúm on Group III and V Dopants in Silicon,” 52 Applied Physics Letters 471 (1988).Applicant
Powell, “Activation of Shallow, High-Dose BF2 + Implants into Silicon by Rapid Thermal Processing,” 56 J. Applied Physics 2837 (1984).Applicant
Prinz et al., “The Effects of Base Dopant Outdiffusion and Updoped Si1−xGex Junction Spacer Layres in Si/Si1−xGex/Si Heterojunction Bipolar Transistors,” 12 IEEE Electron Device Letters 42 (1991).Applicant
Prinz et al., “The Effect of Base-Emitter Spacers and Strain Dependent Densities of States in Si/Si1−xGex/Si Heterojunction Bipolar Transistors,” 1989 Int'l Electron Devices Meeting Tech. Dig. 639.Applicant
Rim et al., “Characteristics and Device Design of Sub-100 nm Strained Si N- and PMOSFETs,” 2002 Symp. on VLSI Tech. Digest Tech. Papers 98.Applicant
Rim et al., “Low Field Mobility Characteristics of Sub-100 nm Unstrained and Strained Si MOSFETs,” 2002 Int'l Electron Devices Meeting Tech. Dig. 43.Applicant
Rim et al., “Strained Si NMOSFETs for High Performance DMOS Technology,” 2001 Symp. on VLSI Tech. Digest Tech. Papers 59.Applicant
Rodriquez et al., “Strain Compensation by Heavy Boron Doping in Si1−xGex Layers Grown by Solid Phase Epitaxy,” 12 J. Materials Res. 1698 (1997).Applicant
Ryssel et al., “High Concentration Effects of Ion Implanted Boron in Silicon,” 22 Applied Physics 35 (1980).Applicant
Schúmann et al., “Impact of Elevated Source/Drain on the Reverse Short Channel Effect,” 1999 Proc. 29th European Solid-State Device Res. Conf. 572.Applicant
Simard-Normandin, “Electrical Characteristics and Contact Resistance of B+ - and BF2+-Implanted Silicon Diodes with Furnace and Rapid Thermal Annealing,” 32 IEEE Transactions on Electron Devices 1354 (1985).Applicant
Solmi et al., “High-Concentration Boron Diffusion in Silicon: Simulation of the Precipitation Phenomena,” 68 J. Applied Physics 3250 (1990).Applicant
Song et al., “Facet Formation in Selectively Overgrown Silicon by Reduced Pressure Chemical Vapor Deposition,” 1998 Dig. Papers Microprocesses and Nanotechnology '98 240.Applicant
Stach et al., “Anomalous Boron Diffusion in Silicon from Planar Boron Nitride Sources,” 121 J. Electrochemical Soc'y 722 (1974).Applicant
Stivers et al., “Growth Condition Dependence of SEG Planarity and Electrical Characteristics,” 1987 Proc. Tenth Int'l Conf. on Chemical Vapor Deposition 389.Applicant
Sun et al., “Elevated n+/p Junctions by Implant into CoSi2 Formed on Selective Epitaxy for Deep Submicron MOSFET's,” 45 IEEE Transactions on Electron Devices 1946 (1998).Applicant
Sun et al., “Parasitic Resistance Considerations of Using Elevated Source/Drain Technology for Deep Submicron Metal Oxide Semiconductor Field Effect Transistors,” 145 J. Electrochemical Soc'y 2131 (1998).Applicant
Suzuki et al., “Effects of Si—Ge Buffer Layer for Low-temperature Si Epitaxial Growth on Si Substrate by RF Plasma Chemical Vapor Deposition,” 54 J. Applied Physics 1466 (1983).Applicant
Tanno et al., “Selective Silicon Epitaxy Using Reduced Pressure Technique,” 21 Japanese J. Applied Physics L564 (1982).Applicant
Tsai et al., “Recrystallization of Implanted Amorphous Silicon Layers. I. Electrical Properties of Silicon Implanted with BF+2 or Si•−B•a),” 50 J. Applied Physics 183 (1979).Applicant
Van Dort et al., “Influence of High Substrate Doping Levels on the Threshold Voltage and the Mobility of Deep-Submicrometer MOSFET's,” 39 IEEE Transactions on Electron Devices 932 (1992).Applicant
Van Meer et al., “High Performance Raised Gate/Source/Drain Transistors for Sub-0.15 μm CMOS Technologies,” 1999 Proc. 29th Eurpoean Solid-State Device Res. Conf. 388.Applicant
Van Oostrum et al., “Characterization of Epitaxial Layers by the Depth Dependence of Boron Diffusivity,”61 Applied Physics Letters 1513 (1992).Applicant
Waite et al., “A Novel Deep Submicron Elevated Source/Drain MOSFET,” 1998 Proc. 28th European Solid-State Device Res. Conf. 885.Applicant
Walker et al., “Shallow Boron Junctions and Preamorphization for Deep Submicron Silicon Technology,” 73 J. Applied Physics 4048 (1993).Applicant
Wang, “Identification and Measurement of Scaling-Dependent Parasitic Capacitances of Small-Geometry MOSFET's,” 43 IEEE Transactions on Electron Devices 965 (1996).Applicant
Weldon et al., “Raised Source-Drains Using Selective Silicon Deposition for Sub-Half Micron CMOS Devices,” 94-2 Extended Abstracts Fall Meeting Electrochmical Soc'y 756 (1994).Applicant
Wong, “Beyond the Conventional Transistor,” 46 IBM J. Res. & Dev. 133 (2002).Applicant
Yamakawa et al., “Drivability Improvement on Deep-Submicron MOSFET's by Elevation of Source/Drain Regions,” 20 IEEE Electron Device Letters 366 (1999).Applicant

Abstract