US 6,573,126 B2Grant

Process for producing semiconductor article using graded epitaxial growth

Issue Date:2003-06-03

•44 Claims

•5 Drawing Sheets

Abstract

A process for producing monocrystalline semiconductor layers. In an exemplary embodiment, a graded Si_1−xGe_x(x increases from 0 to y) is deposited on a first silicon substrate, followed by deposition of a relaxed Si_1−yGe_ylayer, a thin strained Si_1−zGe_zlayer and another relaxed Si_1−yGe_ylayer. Hydrogen ions are then introduced into the strained Si_zGe_zlayer. The relaxed Si_1−yGe_ylayer is bonded to a second oxidized substrate. An annealing treatment splits the bonded pair at the strained Si layer, such that the second relaxed Si_1−yGe_ylayer remains on the second substrate. In another exemplary embodiment, a graded Si_1−xGe_xis deposited on a first silicon substrate, where the Ge concentration x is increased from 0 to 1. Then a relaxed GaAs layer is deposited on the relaxed Ge buffer. As the lattice constant of GaAs is close to that of Ge, GaAs has high quality with limited dislocation defects. Hydrogen ions are introduced into the relaxed GaAs layer at the selected depth. The relaxed GaAs layer is bonded to a second oxidized substrate. An annealing treatment splits the bonded pair at the hydrogen ion rich layer, such that the upper portion of relaxed GaAs layer remains on the second substrate.

Metadata

Assignee

Massachusetts Institute of Technology

Inventors

Zhi-Yuan Cheng
Eugene A. Fitzgerald
Dimitri A. Antoniadis
Judy L. Hoyt

Application Information

Application Number:US 09/928,126

Filing Date:2001-08-10

Priority Date:2000-08-16

Art Unit:7

Classifications

IPC:

H01L 2100

Field of Search:

438149438761438763438483438522438530

Patent Drawings (5 sheets)

Description

[0002] This application claims priority from provisional application Ser. No. 60/225,666 filed Aug. 16, 2000.

Background of the Invention

[0003] The present invention relates to a production of a general substrate of relaxed Si_1−xGe_x-on-insulator (SGOI) for various electronics or optoelectronics applications, and the production of monocrystalline III-V or II-VI material-on-insulator substrate.

[0004] Relaxed Si_1−xGe_x-on-insulator (SGOI) is a very promising technology as it combines the a benefits of two advanced technologies: the conventional SOI technology and the disruptive SiGe technology. The SOI configuration offers various advantages associated with the insulating substrate, namely reduced parasitic capacitances, improved isolation, reduced short-channel-effect, etc. High mobility strained-Si, strained-Si_1−xGe_xor strained-Ge MOS devices can be made on SGOI substrates.

[0005] Other III-V optoelectronic devices can also be integrated into the SGOI substrate by matching the lattice constants of III-V materials and the relaxed Si_1−xGe_x. For example a GaAs layer can be grown on Si_1−xGe_x-on-insulator where x is equal or close to 1. SGOI may serve as an ultimate platform for high speed, low power electronic and optoelectronic applications.

[0006] SGOI has been fabricated by several methods in the prior art. In one method, the separation by implantation of oxygen (SIMOX) technology is used to produce SGOI. High dose oxygen implant was used to bury high concentrations of oxygen in a Si_1−xGe_xlayer, which was then converted into a buried oxide (BOX) layer upon annealing at high temperature (for example, 1350° C.). See, for example, Mizuno et al. IEEE Electron Device Letters, Vol. 21, No. 5, pp. 230-232, 2000 and Ishilawa et al. Applied Physics Letters, Vol. 75, No. 7, pp. 983-985, 1999. One of the main drawbacks is the quality of the resulting Si_1−xGe_xfilm and BOX. In addition, Ge segregation during high temperature anneal also limits the maximum Ge composition to a low value.

[0007] U.S. Pat. Nos. 5,461,243 and 5,759,898 describe a second method, in which a conventional silicon-on-insulator (SOI) substrate was used as a compliant substrate. In the process, an initially strained Si_1−xGe_xlayer was deposited on a thin SOI substrate. Upon an anneal treatment, the strain was transferred to the thin silicon film underneath, resulting in relaxation of the top Si_1−xGe_xfilm. The final structure is relaxed-SiGe/strained-Si/insulator, which is not an ideal SGOI structure. The silicon layer in the structure is unnecessary, and may complicate or undermine the performance of devices built on it. For example, it may form a parasitic back channel on this strained-Si, or may confine unwanted electrons due to the band gap offset between the strained-Si and SiGe layer.

[0008] U.S. Pat. Nos. 5,906,951 and 6,059,895 describe the formation of a similar SGOI structure: strained-layer(s)/relaxed-SiGe/Si/insulator structure. The structure was produced by wafer bonding and etch back process using a P⁺⁺ layer as an etch stop. The presence of the silicon layer in the above structure may be for the purpose of facilitating Si-insulator wafer bonding, but is unnecessary for ideal SGOI substrates. Again, the silicon layer may also complicate or undermine the performance of devices built on it. For example, it may form a parasitic back channel on this strained-Si, or may confine unwanted electrons due to the band gap offset between the strained-Si and SiGe layer. Moreover, the etch stop of P⁺⁺ in the above structure is not practical when the first graded Si_1−yGe_ylayer described in the patents has a y value of larger than 0.2. Experiments from research shows Si_1−yGe_ywith y larger than 0.2 is a very good etch stop for both KOH and TMAH, as described in a published PCT application WO 99/53539. Therefore, the KOH will not be able to remove the first graded Si_1−yGe_ylayer and the second relaxed SiGe layer as described in the patents.

[0009] Other attempts include re-crystallization of an amorphous Si_1−xGe_xlayer deposited on the top of SOI (silicon-on-insulator) substrate, which is again not an ideal SGOI substrate and the silicon layer is unnecessary, and may complicate or undermine the performance of devices built on it. Note Yeo et al. IEEE Electron Device Letters, Vol. 21, No. 4, pp. 161-163, 2000. The relaxation of the resultant SiGe film and quality of the resulting structure are main concerns.

[0010] From the above, there is a need for a simple technique for relaxed SGOI substrate production, a need for a technique for production of high quality SGOI and other III-V material-on-insulator, and a need for a technique for wide range of material transfer.

Summary of the Invention

[0011] According to the invention, there is provided an improved technique for production of wide range of high quality material is provided. In particular, the production of relaxed Si_1−xGe_x-on-insulator (SGOI) substrate or relaxed III-V or II-VI material-on-insulator, such as GaAs-on-insulator, is described. High quality monocrystalline relaxed SiGe layer, relaxed Ge layer, or other relaxed III-V material layer is grown on a silicon substrate using a graded Si_1−xGe_xepitaxial growth technique. A thin film of the layer is transferred into an oxidized handle wafer by wafer bonding and wafer splitting using hydrogen ion implantation. The invention makes use of the graded Si_1−xGe_xbuffer structure, resulting in a simplified and improved process.

[0012] The invention also provides a method allowing a wide range of device materials to be integrated into the inexpensive silicon substrate. For example, it allows production of Si_1−xGe_x-on-insulator with wide range of Ge concentration, and allows production of many III-V or II-VI materials on insulator like GaAs, AlAs, ZnSe and InGaP. The use of graded Si_1−xGe_xbuffer in the invention allows high quality materials with limited dislocation defects to be produced and transferred. In one example, SGOI is produced using a SiGe structure in which a region in the graded buffer can act as a natural etch stop.

[0013] The invention provides a process and method for producing monocrystalline semiconductor layers. In an exemplary embodiment, a graded Si_1−xGe_x(x increases from 0 to y) is deposited on a first silicon substrate, followed by deposition of a relaxed Si_1−yGe_ylayer, a thin strained Si_1−zGe_zlayer and another relaxed Si_1−yGe_ylayer. Hydrogen ions are then introduced into the strained Si_zGe_zlayer. The relaxed Si_1−yGe_ylayer is bonded to a second oxidized substrate. An annealing treatment splits the bonded pair at the strained Si layer, whereby the second relaxed Si_1−yGe_ylayer remains on said second substrate.

[0014] In another exemplary embodiment, a graded Si_1−xGe_xis deposited on a first silicon substrate, where the Ge concentration x is increased from 0 to 1. Then a relaxed GaAs layer is deposited on the relaxed Ge buffer. As the lattice constant of GaAs is close to that of Ge, GaAs has high quality with limited dislocation defects. Hydrogen ions are introduced into the relaxed GaAs layer at the selected depth. The relaxed GaAs layer is bonded to a second oxidized substrate. An annealing treatment splits the bonded pair at the hydrogen ion rich layer, whereby the upper portion of relaxed GaAs layer remains on said second substrate.

Brief Description of the Drawings

[0015] FIGS. 1A-1C are block diagrams showing the process of producing a SGOI substrate in accordance with the invention;

[0016] FIGS. 2A and 2B are infrared transmission images of an as-bonded wafer pair and a final SGOI substrate after splitting, respectively;

[0017] FIG. 3 is a TEM cross-section view of a SiGe layer that was transferred onto the top of a buried oxide;

[0018] FIG. 4 is an AFM for a transferred SGOI substrate showing surface roughness; and

[0019] FIGS. 5-8 are block diagrams of various exemplary embodiments semiconductor structures in accordance with the invention.

Detailed Description of the Invention

[0020] An example of a process in which SGOI is created by layer transfer is described. The experiment was performed in two stages. In the first stage, heteroepitaxial SiGe layers are formed by a graded epitaxial growth technology. Starting with a 4-inch Si (100) donor wafer 100, a linearly stepwise compositionally graded Si_1−xGe_xbuffer 102 is deposited with CVD, by increasing Ge concentration from zero to 25%. Then a 2.5 μm relaxed Si_0.75Ge_0.25cap layer 104 is deposited with the final Ge composition, as shown in FIG. 1A.

[0021] The relaxed SiGe cap layer has high quality with very low dislocation defect density (less than 1E6 /cm²), as the graded buffer accommodates the lattice mismatch between Si and relaxed SiGe. A thin layer of this high quality SiGe will be transferred into the final SGOI structure. The surface of the as-grown relaxed SiGe layer shows a high roughness around 11 nm to 15 nm due to the underlying strain fields generated by misfit dislocations at the graded layer interfaces and thus chemical-mechanical polishing (CMP) is used to smooth the surface. In the second stage, the donor wafer is implanted with hydrogen ion (100 keV, 5E16 H⁺/cm²) to form a buried hydrogen-rich layer. After a surface clean step in a modified RCA solution, it is bonded to an oxidized 106 Si handle wafer 108 at room temperature as shown in FIG. 1B.

[0022] The wafer bonding is one of the key steps, and the bonding energy should be strong enough in order to sustain the subsequent layer transfer in the next step. Good bonding requires a flat surface and a highly hydrophilic surface before bonding. On the other hand, the buried oxide in the final bonded structure is also required to have good electrical properties as it will influence the final device fabricated on it. In the conventional Si film transfer, thermal oxide on the donor wafer is commonly used before H⁺ implantation and wafer bonding, which becomes the buried oxide in the resulting silicon-on-insulator structure.

[0023] The thermal oxide of the Si donor wafer meets all the requirements, as it has good electrical properties, has flat surface and bonds very well to the handle wafer. Unlike the Si, however, the oxidation of SiGe film results in poor thermal oxide quality, and the Ge segregation during oxidation also degrades the SiGe film. Therefore the thermal oxide of SiGe is not suitable for the SGOI fabrication. In one exemplary experiment the SiGe film will be directly bonded to an oxidized Si handle wafer. The high quality thermal oxide in the handle wafer will become the buried oxide in the final SGOI structure.

[0024] Having a flat surface after a CMP step, the SiGe wafer went through a clean step. Compared to Si, one difficulty of SiGe film is that, SiGe surface becomes rougher during the standard RCA clean, as the NH₄OH in RCA1 solution etches Ge faster than Si. Rough surface will lead to weak bonding as the contact area is reduced when bonded to the handle wafer. In this exemplary embodiment, H₂SO₄−H₂O₂solution is used in the place of RCA1, which also meets the clean process requirement for the subsequent furnace annealing after bonding. The SiGe surface after H₂SO₄−H₂O₂clean shows better surface roughness compared to RCA1.

[0025] After this modified clean procedure, the SiGe wafer is dipped in the diluted HF solution to remove the old native oxide. It is then rinsed in DI water thoroughly to make the surface hydrophilic by forming a fresh new native oxide layer that is highly active. After spinning dry, the SiGe wafer is bonded to an oxidized handle wafer at room temperature, and then annealed at 600° C. for 3 hours. During anneal the bonded pair split into two sheets along the buried hydrogen-rich layer, and a thin relaxed Si_0.75Ge_0.25film 110 is transferred into the handle wafer, resulting in a SGOI substrate 112, as shown in FIG. 1B. A final 850° C. anneal improves the Si_0.75Ge_0.25/SiO₂bond. Thereafter, device layers 114 can be processed on the SGOI substrate 112 as shown in FIG. 1C.

[0026] FIGS. 2A and 2B are infrared transmission images of the as-bonded wafer pair and the final SGOI substrate after splitting, respectively. To investigate the surface of the as-transferred SGOI substrate, transmission electron. microscopy (TEM) and atomic force microscopy (AFM) were used. The TEM cross-section view in FIG. 3 shows a ˜640 nm SiGe layer was transferred onto the top of a 550 nm buried oxide (BOX). Surface damage is also shown clearly at the splitting surface with a damage depth of ˜100 nm.

[0027] FIG. 4 shows a surface roughness of 11.3 nm in an area of 5×5 μm²by AFM for the as-transferred SGOI. The data is similar to those from as-transferred silicon film by smart-cut process, and suggests that a top layer of about 100 nm should be removed by a final CMP step. After SiGe film transferring, only a thin relaxed SiGe film is removed and the donor wafer can be used again for a donor wafer. Starting from this general SGOI substrate, various device structures can be realized by growing one or more device layers on the top, as shown in FIG. 1C. Electrical evaluation is in progress by growing a strain Si layer on the top of this SGOI substrate followed by fabrication of strained Si channel devices.

[0028] Bond strength is important to the process of the invention. AFM measurements were conducted to investigate the SiGe film surface roughness before bonding under different conditions. One experiment is designed to investigate how long the SiGe surface should be polished to have smooth surface and good bond strength, since the surface of the as-grown relaxed SiGe layer has a high roughness around 11 nm to 15 nm. Several identical 4-inch Si wafers with relaxed Si_0.75Ge_0.25films were CMPed with optimized polishing conditions for different times. Using AFM, the measured surface microroughness RMS at an area of 10 μm×10 μm is 5.5 Å, 4.5 Å and 3.8 Å, for wafer CMPed for 2 min., 4 min. and 6 min. respectively. After bonding to identical handle wafers, the tested bond strength increases with decreasing RMS. A CMP time of 6 min. is necessary for good strength.

[0029] In another experiment, two identical 4-inch Si wafers with relaxed Si_0.75Ge_0.25films were CMPed for 8 min. After two cleaning steps in H₂SO₄:H₂O₂solution and one step in diluted HF solution, one wafer was put in a new H₂SO₄:H₂O₂(3:1) solution and another in a new NH₄OH:H₂O₂:H₂O (1:1:5), i.e. the conventional RCA1 solution, both for 15 min. The resultant wafers were tested using AFM. The wafer after H₂SO₄:H₂O₂solution shows a surface roughness RMS of 2 Å at an area of 1 μm×1 μm, which after NH₄OH:H₂O₂:H₂O shows 4.4 Å. Clearly, the conventional RCA clean roughens the SiGe surface significantly, and H₂SO₄:H₂O₂should be used for SiGe clean.

[0030] In yet another experiment, the clean procedure is optimized before bonding. For direct SiGe wafer to oxidized handle wafer bonding (SiGe-oxide bonding), several different clean procedures were tested. It has been found that the H₂SO₄:H₂O₂(2˜4:1) solution followed by DI water rinse and spin dry gives good bond strength. Alternatively, one can also deposit an oxide layer on the SiGe wafer and then CMP the oxide layer. In this case, SiGe/oxide is bonded to an oxidized handle wafer, i.e. oxide-oxide bonding. Among different clean procedures, it was found that NH₄OH:H₂O₂:H₂O clean and DI water rinse following by diluted HF, DI water rinse and spin dry gives very good bond strength.

[0031] FIG. 5 is a block diagram of an exemplary embodiment of a semiconductor structure 500 in accordance with the invention. A graded Si_1−xGe_xbuffer layer 504 is grown on a silicon substrate 502, where the Ge concentration x is increased from zero to a value y in a stepwise manner, and y has a selected value between 0 and 1. A second relaxed Si_1−yGe_ylayer 506 is then deposited, and hydrogen ions are implanted into this layer with a selected depth by adjusting implantation energy, forming a buried hydrogen-rich layer 508. The wafer is cleaned and bonded to an oxidized handle wafer 510. An anneal treatment at 500˜600° C. splits the bonded pair at the hydrogen-rich layer 508. As a result, the upper portion of the relaxed Si_1−yGe_ylayer 506 remains on the oxidized handle wafer, forming a SGOI substrate. The above description also includes production of Ge-on-insulator where y=1.

[0032] During the wafer clean step prior to bonding, the standard RCA clean for the silicon surface is modified. Since the NH₄OH in standard RCA1 solution etches Ge faster than Si, the SiGe surface will become rough, leading to a weak bond. A H₂SO₄−H₂O₂solution is used in the place of RCA1, which also meets the clean process requirement for the subsequent furnace annealing after bonding. The SiGe surface after the H₂SO₄−H₂O₂clean showed better surface roughness compared to RCA1. After the modified RCA clean, the wafers are then immersed in another fresh H₂SO₄−H₂O₂solution for 10 to 20 min. H₂SO₄−H₂O₂renders the hydrophilic. After a rinse in DI wafer and spin drying, the SiGe wafer is bonded to an oxidized handle wafer at room temperature immediately, and then annealed at 500˜600° C. for wafer splitting.

[0033] FIG. 6 is a block diagram of another exemplary embodiment of a semiconductor structure 600. The structure 600 includes a graded Si_1−xGe_xbuffer layer 604 grown on a silicon substrate 602, where the Ge concentration x is increased from zero to 1. Then a relaxed pure Ge layer 606 and a III-V material layer 608, such as a GaAs layer, are epitaxially grown on the Ge layer. Hydrogen ions are implanted into the GaAs layer 608 with a selected depth by adjusting implantation energy, forming a buried hydrogen-rich layer 610. The wafer is cleaned and bonded to an oxidized handle wafer 612. An anneal treatment splits the bonded pair at the hydrogen-rich layer 610. As a result, the upper portion of the GaAs layer 608 remains on the oxidized handle wafer, forming a GaAs-on-insulator substrate.

[0034] FIG. 7. is a block diagram of yet another exemplary embodiment of a semiconductor structure 700. A graded Si_1−xGe_xbuffer layer 704 is grown on a silicon substrate 702, where the Ge concentration x is increased from zero to a selected value y, where y is less than 0.2. A second relaxed Si_1−zGe_zlayer 706 is deposited, where z is between 0.2 to 0.25. Hydrogen ions are implanted into the graded Si_1−xGe_xbuffer layer 704 with a selected depth, forming a buried hydrogen-rich layer 708 within layer 704. The wafer is cleaned and bonded to an oxidized handle wafer 710. An anneal treatment at 500˜600° C. splits the bonded pair at the hydrogen-rich layer 708.

[0035] As a result, the upper portion of the graded Si_1−xGe_xbuffer layer 704 and the relaxed Si_1−zGe_zlayer 706 remains on the oxidized handle wafer 710. The remaining graded Si_1−xGe_xbuffer layer 704 is then selectively etched by either KOH or TMAH. KOH and TMAH etch Si_1−xGe_xfast when x is less 0.2, but becomes very slow when x is larger than 0.2. Thus, the graded Si_1−xGe_xbuffer layer 704 can be etched selectively, leaving the relaxed Si_1−zGe_zlayer 706 on the insulating substrate 710 and forming a relaxed SGOI substrate. In this process, the thickness of the relaxed Si_1−zGe_zfilm 706 on the final SGOI structure is defined by film growth, which is desired in some applications.

[0036] FIG. 8 is a block diagram of yet another exemplary embodiment of a semiconductor structure 800. A graded Si_1−xGe_xbuffer layer 804 is grown on a silicon substrate 802, where the Ge concentration x is increased from zero to a selected value y between 0 and 1. A second relaxed Si_1−yGe_ylayer 806 is deposited, followed by a strained Si_1−zGe_zlayer 808 and another relaxed Si_1−yGe_ylayer 810. The thickness of layers 806, 808, and 810, and the value z are chosen such that the Si_1−zGe_zlayer 808 is under equilibrium strain state while the Si_1−yGe_ylayers 806 and 810 remain relaxed. In one option, hydrogen ions may be introduced into the strained Si_1−zGe_zlayer 808, forming a hydrogen-rich layer 812. The wafer is cleaned and bonded to an oxidized handle wafer 814. The bonded pair is then separated along the strained Si_1−zGe_zlayer 808.

[0037] Since the strain makes the layer weaker, the crack propagates along this layer during separation. The separation can be accomplished by a variety of techniques, for example using a mechanical force or an anneal treatment at 500˜600° C. when the hydrogen is also introduced. See, for example, U.S. Pat. Nos. 6,033,974 and 6,184,111, both of which are incorporated herein by reference. As a result, the relaxed Si_1−yGe_ylayer 810 remains on the oxidized handle wafer, forming a relaxed SGOI substrate. The thickness of layers 806, 808, and 810, and the value z may also be chosen such that there are a good amount of dislocations present in the Si_1−zGe_zlayer 808 while the top Si_1−yGe_ylayer 810 remains relaxed and having high quality and limited dislocation defects.

[0038] These dislocation defects in the Si_1−zGe_zlayer 808 can then act as hydrogen trap centers during the subsequent step of introducing ions. The hydrogen ions may be introduced by various ways, such as ion implantation or ion diffusion or drift by means of electrolytic charging. The value of z may be chosen in such a way that the remaining Si_1−zGe_zlayer 808 can be etched selectively by KOH or TMAH. The layers 806 and 810 may also be some other materials, for example pure Ge, or some III-V materials, under the condition that the Ge concentration x in the graded Si_1−xGe_xbuffer layer 804 is increased from zero to 1.

[0039] After all the semiconductor-on-insulator substrate obtained by the approaches described above, various device layers can be further grown on the top. Before the regrowth, CMP maybe used to polish the surface.

[0040] Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

Claims

Certificate of Correction present

The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.

What is claimed is:

1. A method for forming a semiconductor structure, the method comprising:

forming a first heterostructure by:

depositing a graded Si_1−xGe_xbuffer layer on a first substrate, the graded Si_1−xGe_xbuffer layer having a Ge concentration x increasing from zero to a value y;

depositing a relaxed Si_1−yGe_ylayer on the graded Si_1−xGe_xbuffer layer; and

introducing ions into said relaxed Si_1−yGe_ylayer to form a buried layer;

bonding said first heterostructure to a second substrate to form a second heterostructure; and

splitting said second heterostructure at the buried layer,

wherein a top portion of said relaxed Si_1−yGe_ylayer remains on said second substrate after the second heterostructure is split.

2. The method of claim 1, further comprising:

forming at least one of a device layer and a device, after said step of depositing said relaxed Si_1−yGe_ylayer.

3. The method of claim 2, wherein said at least one device layer comprises at least one of strained Si, strained Si_1−wGe_wwith w≠y, strained Ge, a III-V compound, and a II-VI compound.

4. The method of claim 1, further comprising:

forming an insulating layer over said relaxed Si_1−yGe_ylayer before said step of introducing ions.

5. The method of claim 1, further comprising:

planarizing said relaxed Si_1−yGe_ylayer, before said step of introducing ions.

6. The method of claim 1, wherein said ions comprise at least one of hydrogen H⁺ ions and H₂⁺ ions.

7. The method of claim 1, further comprising:

planarizing said relaxed Si_1−yGe_ylayer, after said step of introducing ions.

8. The method of claim 1, further comprising:

cleaning at least one of said first heterostructure and second substrate, before said step of bonding.

9. The method of claim 1, wherein splitting said second heterostructure comprises annealing.

10. The method of claim 1, wherein splitting said second heterostructure comprises mechanical force.

11. The method of claim 1, further comprising:

removing the top portion of said relaxed Si_1−yGe_ylayer, after said step of splitting.

12. The method of claim 1, further comprising:

forming at least one of a device layer and a device, after said step of splitting.

13. The method of claim 12, wherein said device layer comprises at least one of strained Si, relaxed Si_1−yGe_y, strained Si_1−wGe_w, strained Ge, a III-V compound, and a II-VI compound.

14. The method of claim 1, further comprising:

re-using the remaining first heterostructure, after said step of splitting.

15. The method of claim 1, wherein said first substrate comprises monocrystalline silicon.

16. A method for forming a semiconductor layer, the method comprising:

forming a first heterostructure by:

depositing a graded Si_1−xGe_xbuffer layer on a first substrate, the graded Si_1−xGe_xbuffer layer having a Ge concentration x increasing from zero to 1;

depositing a relaxed Ge layer on the graded Si_1−xGe_xbuffer layer;

forming a semiconductor layer on the relaxed Ge layer; and

introducing ions into said semiconductor layer to form a buried layer;

bonding said first heterostructure to a second substrate to form a second heterostructure; and

splitting said second heterostructure at the buried layer,

wherein a top portion of said semiconductor layer remains on said second substrate after the second heterostructure is split.

17. The process of claim 16, wherein said semiconductor layer comprises one of GaAs, AlAs, ZnSe and InGaP.

18. The process of claim 16 further comprising forming at least one device layer or a plurality of integrated circuit devices, after said step of forming said semiconductor layer.

19. The process of claim 16 further comprising forming an insulating layer before said step of introducing ions.

20. The process of claim 16 further comprising planarizing said semiconductor layer before said step of introducing ions.

21. The process of claim 16, wherein said ions comprise hydrogen H⁺ ions or H₂⁺ ions.

22. The process of claim 16, further comprising the step of planarizing said semiconductor layer after said step of introducing ions.

23. The process of claim 16 further comprising cleaning both said first heterostructure and said second substrate, before said step of bonding.

24. The process of claim 16, wherein said second heterostructure is split by annealing.

25. The process of claim 16, wherein said second heterostructure is split by annealing and followed by mechanical force.

26. The process of claim 16 further comprising removing the top portion of the remaining of said third semiconductor layer, after said step of splitting.

27. The process of claim 16 further comprising forming at least one device layer or a plurality of integrated circuit devices, after said step of splitting.

28. The process of claim 16 further comprising re-using the remaining first heterostructure, after said step of splitting.

29. The process of claim 16, wherein said first substrate comprises monocrystalline silicon.

30. A method for forming a semiconductor structure, the method comprising:

forming a first heterostructure by:

depositing a graded Si_1−xGe_xbuffer layer on a substrate, graded Si_1−xGe_xbuffer layer having a Ge concentration x increasing from zero to a value y;

depositing a relaxed Si_1−xGe_xlayer on the graded Si_1−xGe_xbuffer layer, z being greater than y; and

introducing ions into said graded Si_1−xGe_xbuffer layer to define a buried layer;

bonding said first heterostructure to a second substrate to define a second heterostructure;

splitting said second heterostructure at the buried layer, wherein an upper portion of the graded Si_1−xGe_xlayer and said Si_1−zGe_zlayer remain on said second substrate after the second heterostructure is split; and

selectively etching the remaining portion of said graded Si_1−xGe_xlayer,

wherein said relaxed Si_1−zGe_zlayer remains on said second substrate after the selective etch.

31. The process of claim 30 further comprising forming at least one device layer or a plurality of integrated circuit devices, after said step of forming said relaxed Si_1−zGe_zlayer.

32. The process of claim 31, wherein said at least one device layer includes one or more of strained Si, strained Si_1−wGe_wwith w≠z, and strained Ge.

33. The process of claim 30 further comprising forming an insulating layer before said step of introducing ions.

34. The process of claim 30 further comprising planarizing said relaxed Si_1−zGe_zlayer before said step of introducing ions.

35. The process of claim 30, wherein said ions comprise hydrogen H⁺ ions or H₂⁺ ions.

36. The process of claim 30 further comprising planarizing the relaxed Si_1−zGe_zlayer after said step of introducing ions.

37. The process of claim 30 further comprising cleaning both said first heterostructure and said second substrate, before said step of bonding.

38. The process of claim 30, wherein said second heterostructure is split by annealing.

39. The process of claim 30 further comprising planarizing said second relaxed Si_1−zGe_zlayer after said step of etching.

40. The process of claim 30 further comprising forming at least one device layer or a plurality of integrated circuit devices, after said step of etching.

41. The method of claim 1, wherein the second substrate comprises an insulator layer and the first heterostructure is bonded to the insulator layer.

42. The method of claim 41, wherein the insulator layer comprises an oxide layer.

43. A method for forming a semiconductor structure, the method comprising:

defining a first heterostructure by:

forming a layer structure by:

depositing a graded Si_1−xGe_xbuffer layer on a first substrate, wherein the Ge concentration x increases from zero to a value y;

depositing a relaxed Si_1−zGe_zlayer over the graded Si_1−xGe_xbuffer layer; and

forming a buried layer in the layer structure;

bonding the first heterostructure to a second substrate to define a second heterostructure; and

splitting the second heterostructure at the buried layer,

wherein at least a portion of the layer structure remains on the second substrate after splitting.

44. A method for forming a semiconductor structure, the method comprising:

defining a first heterostructure by:

forming a layer structure by:

depositing a graded Si_1−xGe_xbuffer layer on a first substrate, wherein the Ge concentration x increases from zero to a value y; and

depositing a relaxed Si_1−zGe_zlayer over the graded Si_1−xGe_xbuffer layer; and

introducing ions into the layer structure to form a buried layer;

bonding the first heterostructure to a second substrate to define a second heterostructure; and

splitting the second heterostructure at the buried layer,

wherein at least a portion of the layer structure remains on the second substrate after the second heterostructure is split.

Patent Citations (82)

Patent	Date	Inventor	Cited By
US4010045(A)	1977-03-01	Ruehrwein	Applicant
US5013681(A)	1991-05-01	Godbey et al.	Applicant
US5166084(A)	1992-11-01	Pfiester	Applicant
US5202284(A)	1993-04-01	Kamins et al.	Applicant
US5207864(A)	1993-05-01	Bhat et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5212110(A)	1993-05-01	Pfiester et al.	Applicant
US5221413(A)	1993-06-01	Brasen et al.	Applicant
US5285086(A)	1994-02-01	Fitzgerald	Applicant
US5310451(A)	1994-05-01	Tejwani et al.	Applicant
US5346848(A)	1994-09-01	Grupen-Shemansky et al.	Applicant
US5374564(A)	1994-12-01	Bruel	Applicant
US5413679(A)	1995-05-01	Godbey	Applicant
US5442205(A)	1995-08-01	Brasen et al.	Applicant
US5461243(A)	1995-10-01	Ek et al.	Examiner
US5462883(A)	1995-10-01	Dennard et al.	Applicant
US5476813(A)	1995-12-01	Naruse	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5523592(A)	1996-06-01	Nakagawa et al.	Applicant
US5534713(A)	1996-07-01	Ismail et al.	Applicant
US5536361(A)	1996-07-01	Kondo et al.	Applicant
US5540785(A)	1996-07-01	Dennard et al.	Applicant
US5683934(A)	1997-11-01	Candelaria	Applicant
US5728623(A)	1998-03-01	Mori	Applicant
US5759898(A)	1998-06-01	Ek et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5877070(A)	1999-03-01	Goesele et al.	Applicant
US5891769(A)	1999-04-01	Hong et al.	Applicant
US5906708(A)	1999-05-01	Robinson et al.	Applicant
US5906951(A)	1999-05-01	Chu et al.	Applicant
US5943560(A)	1999-08-01	Chang et al.	Applicant
US5966622(A)	1999-10-01	Levine et al.	Applicant
US5998807(A)	1999-12-01	Lustig et al.	Applicant
US6033974(A)	2000-03-01	Henley et al.	Applicant
US6033995(A)	2000-03-01	Muller	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6074919(A)	2000-06-01	Gardner et al.	Applicant
US6096590(A)	2000-08-01	Chan et al.	Applicant
US6103559(A)	2000-08-01	Gardner et al.	Applicant
US6111267(A)	2000-08-01	Fischer et al.	Applicant
US6107653(A)	2000-09-01	Fitzgerald	Applicant
US6117750(A)	2000-09-01	Bensahel et al.	Applicant
US6153495(A)	2000-11-01	Kub et al.	Applicant
US6154475(A)	2000-11-01	Soref et al.	Applicant
US6162688(A)	2000-12-01	Gardner et al.	Applicant
US6184111(B1)	2001-02-01	Henley et al.	Applicant
US6191007(B1)	2001-02-01	Matsui et al.	Applicant
US6191432(B1)	2001-02-01	Sugiyama et al.	Applicant
US6194722(B1)	2001-02-01	Howe et al.	Applicant
US6207977(B1)	2001-03-01	Augusto	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6218677(B1)	2001-04-01	Broekaert	Applicant
US6232138(B1)	2001-05-01	Fitzgerald et al.	Applicant
US6235567(B1)	2001-05-01	Huang	Applicant
US6251755(B1)	2001-06-01	Furukawa et al.	Applicant
US6261929(B1)	2001-07-01	Gehrke et al	Applicant
US6291321(B1)	2001-09-01	Fitzgerald	Applicant
US6313016(B1)	2001-11-01	Kibbel et al.	Examiner
US6323108(B1)	2001-11-01	Kub et al.	Examiner
US6335546(B1)	2002-01-01	Tsuda et al.	Applicant
US6350993(B1)	2002-02-01	Chu et al.	Applicant
US6368733(B1)	2002-04-01	Nishinaga	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US2001/0003269(A1)	2001-06-01	Wu et al.	Applicant
US2002/0096717(A1)	2002-07-01	Chu et al.	Applicant
US2002/0140031(A1)	2002-10-01	Rim	Applicant
US2003/0003679(A1)	2003-01-01	Doyle et al.	Applicant
EP587520	1994-03-01		Applicant
EP683522	1995-11-01		Applicant
EP828296	1998-03-01		Applicant
JP2000-31491	2000-01-01		Applicant
JP2001319935	2000-05-01		Applicant
JP2002-164520	2002-06-01		Applicant
WO98/59365	1998-12-01		Applicant
WO99/53539	1999-10-01		Applicant
WO/48239	2000-08-01		Applicant
WO1/54202	2001-07-01		Applicant
WO1/99169	2001-12-01		Applicant
WO2/15244	2002-02-01		Applicant
WO2/27783	2002-04-01		Applicant
WO2/071495	2002-09-01		Applicant
WO2/082514	2002-10-01		Applicant

Non-Patent Literature (22)

IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990; “Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates”; pp. 330-331.Applicant
Ishikawa et al., “SiGe-on-insulator substrate using SiGe alloy grown Si(001),” Applied Physics Letters, vol 75, No. 7 (Aug. 16, 1999) pp. 983-985.Applicant
Mizuno et al., “Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology”, IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.Applicant
Yeo et al., “Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel”, IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.Applicant
Hackbarth et al., “Alternatives to thick MBE-grown relaxed SiGe buffers”, Thin Solid Films, vol. 369, No. 1-2 (Jul. 2000) pp. 148-151.Applicant
Barradas et al., “RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors”, Modern Physics Letters B(2001) (abstract).Applicant
Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques”, Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.Applicant
Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors”, IEEE Trans. Electron Devices(Aug. 1996) pp. 1224-1232.Applicant
Usami et al., “Spectroscopic Study of Si-based quantum wells with neighboring confinement structure”, Semicon. Sci. Technol.(1997) (abstract).Applicant
K önig et al., “Design Rules for n-Type SiGe Hetero FETs”, Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547.Applicant
Maiti et al., “Strained-Si heterostructure field effect transistors”, Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.Applicant
Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining”, Proceedings of the 1999 12 th IEEE International Conference on Micro Electri Mechanical Systems(MEM) (Jan. 17-21, 1999) pp. 205-210.Applicant
Feijoo et al., “Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator”, Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.Applicant
Ismail, “Si/SiGe High-Speed Field-Effect Transistors”, Electron Devices Meeting, Washington, D.C.(Dec. 10, 1995) pp. 20.1.1-20.1.4.Applicant
Fitzgerald et al., “Totally Relaxed GexSi1-xLayers with Low Threading Dislocation Densities Grown on Si Substrates”, Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.Applicant
Fitzgerald et al., “Relaxed GexSi1-xstructures for III-V integration with Si and high mobility two-dimensional electron gases in Si”, AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.Applicant
Maszara, “Silicon-On-Insulator by Wafer Bonding: A Review”, Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347.Applicant
Chang et al., “Selective Etching of SiGe/Si Heterostructures”, Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.Applicant
Bruel, “Silicon on Insulator Material Technology,” Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.Applicant
Bruel et al., “®Smart Cut: A Promising New SOI Material Technology,” Proceedings 1995 IEEE International SOI Conference (Oct. 1995)) pp. 178-179.Applicant
Ishikawa et al., “Creation of Si-Ge-based SIMOX Structures by low energy oxygen implantation,” Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.Applicant
Huang et al., “High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,” Applied Physics Letters , vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.Applicant

Abstract