US 6,724,008 B2Grant

Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits

Issue Date:2004-04-20

•34 Claims

•17 Drawing Sheets

Abstract

Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be either at the surface or buried, one can create high-speed digital and/or analog circuits. The planarization before the device epitaxial layers are deposited ensures a flat surface for state-of-the-art lithography. In accordance with one embodiment of the invention, there is provided a semiconductor structure including a planarized relaxed Si_1−xGe_xlayer on a substrate; and a device heterostructure deposited on said planarized relaxed Si_1−xGe_xlayer including at least one strained layer.

Metadata

Assignee

AmberWave Systems Corporation

Inventor

Eugene A. Fitzergald

Application Information

Application Number:US 09/906,551

Filing Date:2001-07-16

Priority Date:2001-03-02

Art Unit:7

Classifications

IPC:

H01L 310328

Field of Search:

257190257191257192257194257616257 19257 24257 27

Patent Drawings (17 sheets)

Description

Priority Information

[0002] This application claims priority from provisional application Ser. No. 60/273,112 filed Mar. 2, 2001.

Background of the Invention

[0003] The invention relates to the field of relaxed SiGe platforms for high speed CMOS electronics and high speed analog circuits.

[0004] Si CMOS as a platform for digital integrated circuits has progressed predictably through the industry roadmap. The progress is created through device miniaturization, leading to higher performance, greater reliability, and lower cost. However, new bottlenecks in data flow are appearing as the interconnection hierarchy is expanded. Although digital integrated circuits have progressed at unprecedented rates, analog circuitry has hardly progressed at all. Furthermore, it appears that in the near future, serious economic and technological issues will confront the progress of digital integrated circuits.

[0005] The digital and communication chip markets need an enhancement to Si CMOS and the maturing roadmap. One promising candidate material that improves digital integrated circuit technology and introduces new analog integrated circuit possibilities is relaxed SiGe material on Si substrates. Relaxed SiGe alloys on Si can have thin layers of Si deposited on them, creating tension in the thin Si layers. Tensile Si layers have many advantageous properties for the basic device in integrated circuits, the metal-oxide field effect transistor (MOSFET). First, placing Si in tension increases the mobility of electrons moving parallel to the surface of the wafer, thus increasing the frequency of operation of the MOSFET and the associated circuit. Second, the band offset between the relaxed SiGe and the tensile Si will confine electrons in the Si layer. Therefore, in an electron channel device (n-channel), the channel can be removed from the surface or ‘buried’. This ability to spatially separate the charge carriers from scattering centers such as ionized impurities and the ‘rough’ oxide interface enables the production of low noise, high performance analog devices and circuits.

[0006] A key development in this field was the invention of relaxed SiGe buffers with low threading dislocation densities. The key background inventions in this area are described in U.S. Pat. No. 5,442,205 issued to Brasen et al. and U.S. Pat. No. 6,107,653 issued to Fitzgerald. These patents define the current best methods of fabricating high quality relaxed SiGe.

[0007] Novel device structures in research laboratories have been fabricated on early, primitive versions of the relaxed buffer. For example, strained Si, surface channel nMOSFETs have been created that show enhancements of over 60% in intrinsic g_mwith electron mobility increases of over 75% (Rim et al, IEDM 98 Tech. Dig. p. 707). Strained Si, buried channel devices demonstrating high transconductance and high mobility have also been fabricated (U. Konig, MRS Symposium Proceedings 533, 3 (1998)). Unfortunately, these devices possess a variety of problems with respect to commercialization. First, the material quality that is generally available is insufficient for practical utilization, since the surface of SiGe on Si becomes very rough as the material is relaxed via dislocation introduction. These dislocations are essential in the growth of relaxed SiGe layers on Si since they compensate for the stress induced by the lattice mismatch between the materials. For more than 10 years, researchers have tried to intrinsically control the surface morphology through epitaxial growth, but since the stress fields from the misfit dislocations affect the growth front, no intrinsic epitaxial solution is possible. The invention describes a method of planarization and regrowth that allows all devices on relaxed SiGe to possess a significantly flatter surface. This reduction in surface roughness increases the yield for fine-line lithography, thus enabling the manufacture of strained Si devices.

[0008] A second problem with the strained Si devices made to date is that researchers have been concentrating on devices optimized for very different applications. The surface channel devices have been explored to enhance conventional MOSFET devices, whereas the buried channel devices have been constructed in ways that mimic the buried channel devices previously available only in III-V materials systems, like AlGaAs/GaAs. Recognizing that the Si manufacturing infrastructure needs a materials platform that is compatible with Si, scalable, and capable of being used in the plethora of Si integrated circuit applications, the disclosed invention provides a platform that allows both the enhancement of circuits based on Si CMOS, as well as the fabrication of analog circuits. Thus, high performance analog or digital systems can be designed with this platform. An additional advantage is that both types of circuits can be fabricated in the CMOS process, and therefore a combined, integrated digital/analog system can be designed as a single-chip solution.

[0009] With these advanced SiGe material platforms, it is now possible to provide a variety of device and circuit topologies that take advantage of this new materials system. Exemplary embodiments of the invention describe structures and methods to fabricate advanced strained-layer Si devices, and structures and methods to create circuits based on a multiplicity of devices, all fabricated from the same starting material platform. Starting from the same material platform is key to minimizing cost as well as to allowing as many circuit topologies to be built on this platform as possible.

Summary of the Invention

[0010] Accordingly, the invention provides a material platform of planarized relaxed SiGe with regrown device layers. The planarization and regrowth strategy allows device layers to have minimal surface roughness as compared to strategies in which device layers are grown without planarization. This planarized and regrown platform is a host for strained Si devices that can possess optimal characteristics for both digital and analog circuits. Structures and processes are described that allow for the fabrication of high performance digital logic or analog circuits, but the same structure can be used to host a combination of digital and analog circuits, forming a single system-on-chip.

[0011] In accordance with one embodiment of the invention, there is provided a semiconductor structure including a planarized relaxed Si_1−xGe_xlayer on a substrate; and a device heterostructure deposited on said planarized relaxed Si_1−xGe_xlayer including at least one strained layer.

Brief Description of the Drawings

[0012] FIG. 1 is a schematic block diagram of a structure including a relaxed SiGe layer epitaxially grown on a Si substrate;

[0013] FIG. 2 is a schematic block diagram of an exemplary structure showing that the origin of the crosshatch pattern is the stress fields from injected misfit dislocations;

[0014] FIG. 3 is a table showing surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates;

[0015] FIGS. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention;

[0016] FIGS. 5A-5D are schematic diagrams of the corresponding process flow and layer structure for a surface channel FET platform in accordance with the invention;

[0017] FIGS. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention;

[0018] FIGS. 7A-7D are schematic diagrams of a process flow for a surface channel MOSFET in accordance with the invention;

[0019] FIGS. 8A and 8B are schematic block diagrams of surface channel devices with protective layers;

[0020] FIGS. 9A and 9B are schematic block diagrams of surface channel devices with Si layers on Ge-rich layers for use in silicide formation;

[0021] FIG. 10 is schematic diagram of a buried channel MOSFET after device isolation in accordance with the invention;

[0022] FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention;

[0023] FIGS. 12A-12D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the top strained Si layer in accordance with the invention;

[0024] FIGS. 13A-13D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the buried strained Si layer in accordance with the invention; and

[0025] FIGS. 14A and 14B are schematic diagrams of surface and buried channel devices with Si_1−yGe_ychannels on a relaxed Si_1−zGe_zlayer.

Detailed Description of the Invention

[0026] FIG. 1 is a schematic block diagram of a structure 100 including a relaxed SiGe layer epitaxially grown on a Si substrate 102. In this structure, a compositionally graded buffer layer 104 is used to accommodate the lattice mismatch between the uniform SiGe layer 106 and the Si substrate. By spreading the lattice mismatch over a distance, the graded buffer minimizes the number of dislocations reaching the surface and thus provides a method for growing high-quality relaxed SiGe films on Si.

[0027] Any method of growing a high-quality, relaxed SiGe layer on Si will produce roughness on the surface of the SiGe layer in a well-known crosshatch pattern. This crosshatch pattern is typically a few hundred angstroms thickness over distances of microns. Thus, the crosshatch pattern is a mild, undulating surface morphology with respect to the size of the electron or hole. For that reason, it is possible to create individual devices that achieve enhancements over their control Si device counterparts. However, commercialization of these devices requires injection of the material into the Si CMOS process environment to achieve low cost, high performance targets. This processing environment requires that the material and device characteristics have minimal impact on the manufacturing process. The crosshatch pattern on the surface of the wafer is one limiting characteristic of relaxed SiGe on Si that affects the yield and the ease of manufacture. Greater planarity is desired for high yield and ease in lithography.

[0028] The origin of the crosshatch pattern is the stress fields from the injected misfit dislocations. This effect is depicted by the exemplary structure 200 shown in FIG. 2. By definition, the dislocations must be introduced in order to accommodate the lattice-mismatch between the SiGe alloy and the Si substrate. The stress fields originate at the dislocations, and are terminated at the surface of the film. However, the termination at the surface creates crystal lattices that vary from place to place on the surface of the wafer. Since growth rate can be correlated to lattice constant size, different thicknesses of deposition occur at different points on the wafer. One may think that thick layer growth beyond the misfit dislocations will smooth the layer of these thickness differences. Unfortunately, the undulations on the surface have a relatively long wavelength; therefore, surface diffusion is typically not great enough to remove the morphology.

[0029] FIG. 3 is a table that displays surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates. Note that the as-grown crosshatch pattern for relaxed Si_0.8Ge_0.2buffers creates a typical roughness of approximately 7.9 nm. This average roughness increases as the Ge content in the relaxed buffer is increased. Thus, for any SiGe layer that is relaxed through dislocation introduction during growth, the surface roughness is unacceptable for state-of-the-art fabrication facilities. After the process in which the relaxed SiGe is planarized, the average roughness is less than 2 nm (typically 0.57 nm), and after device layer deposition, the average roughness is 0.77 nm with a 1.5 μm regrowth thickness. Therefore, after the complete structure is fabricated, over one order of magnitude of roughness reduction can be achieved.

[0030] The regrowth device layers can be either greater than or less than the critical thickness of the regrowth layer. In general, in any lattice-mismatched epitaxial growth, thin layers can be deposited without fear of dislocation introduction at the interface. At a great enough thickness, any lattice-mismatch between the film and substrate will introduce misfit dislocations into the regrown heterostructure. These new dislocations can cause additional surface roughness. Thus, if the lattice-mismatch between the regrowth device layers and relaxed SiGe buffer is too great, the effort of planarizing the relaxed SiGe may be lost since massive dislocation introduction will roughen the surface.

[0031] There are two distinct possibilities with respect to the regrowth thickness and the quality of surface. If the regrowth layers are very thin, then exact lattice matching of the regrowth layer composition and the relaxed buffer composition is not necessary. In this case, the surface roughness will be very low, approximately equal to the post-planarization flatness. However, in many applications for devices, the regrowth layer thickness will be 1-2 μm or more. For a 1% difference in Ge concentration between the relaxed SiGe and the regrowth layer, the critical thickness is approximately 0.5 μm. Thus, if optimal flatness is desired, it is best to keep the regrowth layer below approximately 0.5 μm unless excellent control of the uniformity of Ge concentration across the wafer is achieved. Although this composition matching is achievable in state-of-the-art tools, FIG. 3 shows that less precise matching, i.e., within 2% Ge, results in misfit dislocation introduction and introduction of a new crosshatch pattern. However, because the lattice mismatch is so small, the average roughness is still very low, approximately 0.77 nm. Thus, either lattice-matching or slight mismatch will result in excellent device layer surfaces for processing.

[0032] It is also noted that the relaxed SiGe alloy with surface roughness may not necessarily be a uniform composition relaxed SiGe layer on a graded composition layer. Although this material layer structure has been shown to be an early example of high quality relaxed SiGe, there are some disadvantages to this structure. For example, SiGe alloys possess a much worse coefficient of thermal conductivity than pure Si. Thus, for electronic devices located at the surface, it may be relatively difficult to guide the heat away from the device areas due to the thick graded composition layer and uniform composition layer.

[0033] Another exemplary embodiment of the invention, shown in FIGS. 4A-4D, solves this problem and creates a platform for high power SiGe devices. FIGS. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention. The structure is produced by first forming a relaxed uniform SiGe alloy 400 via a compositionally graded layer 402 on a Si substrate 404. The SiGe layer 400 is then transferred to a second Si substrate 406 using conventional bonding. For example, the uniform SiGe alloy 400 on the graded layer 402 can be planarized to remove the crosshatch pattern, and that relaxed SiGe alloy can be bonded to the Si wafer. The graded layer 402 and the original substrate 404 can be removed by a variety of conventional processes. For example, one process is to grind the original Si substrate away and selectively etch to the SiGe, either by a controlled dry or wet etch, or by embedding an etch stop layer. The end result is a relaxed SiGe alloy 400 on Si without the thick graded layer. This structure is more suited for high power applications since the heat can be conducted away from the SiGe layer more efficiently.

[0034] The bond and substrate removal technique can also be used to produce SiGe on insulator substrates, or SGOI. An SGOI wafer is produced using the same technique shown in FIGS. 4A-4D; however, the second substrate is coated with a SiO₂layer before bonding. In an alternative embodiment, both wafers can be coated with SiO₂to enable oxide-to-oxide bonding. The resulting structure after substrate removal is a high quality, relaxed SiGe layer on an insulating film. Devices built on this platform can utilize the performance enhancements of both strained Si and the SOI architecture.

[0035] It will be appreciated that in the scenario where the SiGe layer is transferred to another host substrate, one may still need to planarize before regrowing the device layer structure. The SiGe surface can be too rough for state of the art processing due to the substrate removal technique. In this case, the relaxed SiGe is planarized, and the device layers are regrown on top of the high-quality relaxed SiGe surface.

[0036] Planarization of the surface via mechanical or other physical methods is required to flatten the surface and to achieve CMOS-quality devices. However, the field effect transistors (FETs) that allow for enhanced digital and analog circuits are very thin, and thus would be removed by the planarization step. Thus, a first part of the invention is to realize that relaxed SiGe growth and planarization, followed by device layer regrowth, is key to creating a high-performance, high yield enhanced CMOS platform. FIGS. 5 and 6 show the process sequence and regrowth layers required to create embodiments of surface channel and buried channel FETs, respectively.

[0037] FIGS. 5A-5D are schematic diagrams of a process flow and resulting layer structure in accordance with the invention. FIG. 5A shows the surface roughness 500, which is typical of a relaxed SiGe alloy 502 on a substrate 504, as an exaggerated wavy surface. Note that the substrate is labeled in a generic way, since the substrate could itself be Si, a relaxed compositionally graded SiGe layer on Si, or another material in which the relaxed SiGe has been transferred through a wafer bonding and removal technique. The relaxed SiGe alloy 502 is planarized (FIG. 5B) to remove the substantial roughness, and then device regrowth layers 506 are epitaxially deposited (FIG. 5C). It is desirable to lattice-match the composition of the regrowth layer 506 as closely as possible to the relaxed SiGe 502; however, a small amount of mismatch and dislocation introduction at the interface is tolerable since the surface remains substantially planar. For a surface channel device, a strained Si layer 508 of thickness less than 0.1 μm is then grown on top of the relaxed SiGe 502 with an optional sacrificial layer 510, as shown in FIG. 5D. The strained layer 508 is the layer that will be used as the channel in the final CMOS devices.

[0038] FIGS. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention. In this structure, the regrowth layers 606 include a lattice matched SiGe layer 602, a strained Si channel layer 608 with a thickness of less than 0.05 μm, a SiGe separation or spacer layer 612, a Si gate oxidation layer 614, and an optional sacrificial layer 610 used to protect the heterostructure during the initial device processing steps.

[0039] Once the device structure has been deposited, the rest of the process flow for device fabrication is very similar to that of bulk Si. A simplified version of the process flow for a surface channel MOSFET in accordance with the invention is shown in FIGS. 7A-7D. This surface channel MOSFET contains a relaxed SiGe layer 700 and a strained Si layer 702. The device isolation oxide 704, depicted in FIG. 7A, is typically formed first. In this step, the SiN layer 706, which is on top of a thin pad oxide layer 708, serves as a hard mask for either local oxidation of silicon (LOCOS) or shallow trench isolation (STI). Both techniques use a thick oxide (relative to device dimensions) to provide a high threshold voltage between devices; however, STI is better suited for sub-quarter-micron technologies. FIG. 7B is a schematic of the device area after the gate oxide 716 growth and the shallow-source drain implant. The implant regions 710 are self-aligned by using a poly-Si gate 712 patterned with photoresist 714 as a masking layer. Subsequently, deep source-drain implants 718 are positioned using conventional spacer 720 formation and the device is electrically contacted through the formation of silicide 722 at the gate and silicide/germanides 724 at the source and drain (FIG. 7C). FIG. 7D is a schematic of the device after the first level of metal interconnects 726 have been deposited and etched.

[0040] Since there are limited-thickness layers on top of the entire structure, the removal of surface material during processing becomes more critical than with standard Si. For surface channel devices, the structure that is regrown consists primarily of nearly lattice-matched SiGe, and a thin surface layer of strained Si. Many of the processes that are at the beginning of a Si fabrication sequence strip Si from the surface. If the processing is not carefully controlled, the entire strained Si layer can be removed before the gate oxidation. The resulting device will be a relaxed SiGe channel FET and thus the benefits of a strained Si channel will not be realized.

[0041] A logical solution to combat Si removal during initial processing is to make the strained Si layer thick enough to compensate for this removal. However, thick Si layers are not possible for two reasons. First, the enhanced electrical properties originate from the fact that the Si is strained and thick layers experience strain relief through the introduction of misfit dislocations. Second, the misfit dislocations themselves are undesirable in significant quantity, since they can scatter carriers and increase leakage currents injunctions.

[0042] In order to prevent removal of strained Si layers at the surface, the cleaning procedures before gate oxidation must be minimized and/or protective layers must be applied. Protective layers are useful since their removal can be carefully controlled. Some examples of protective layers for surface channel devices are shown in FIGS. 8A and 8B. FIG. 8A shows a strained Si heterostructure of a relaxed SiGe layer 800 and a strained Si channel layer 802 protected by a surface layer 804 of SiGe. The surface SiGe layer 804 should have a Ge concentration similar to that of the relaxed SiGe layer 800 below, so that the thickness is not limited by critical thickness constraints. During the initial cleans, the SiGe sacrificial layer is removed instead of the strained Si channel layer. The thickness of the sacrificial layer can either be tuned to equal the removal thickness, or can be made greater than the removal thickness. In the latter case, the excess SiGe can be selectively removed before the gate oxidation step to reveal a clean, strained Si layer at the as grown thickness. If the particular fabrication facility prefers a Si terminated surface, a sacrificial Si layer may be deposited on top of the SiGe sacrificial cap layer.

[0043] FIG. 8B shows a structure where a layer 806 of SiO₂and a surface layer 808 of either a poly-crystalline or an amorphous material are used as protective layers. In this method, an oxide layer is either grown or deposited after the epitaxial growth of the strained Si layer. Subsequently, a polycrystalline or amorphous layer of Si, SiGe, or Ge is deposited. These semiconductor layers protect the strained-Si layer in the same manner as a SiGe cap during the processing steps before gate oxidation. Prior to gate oxidation, the poly/amorphous and oxide layers are selectively removed. Although the sacrificial layers are shown as protection for a surface channel device, the same techniques can be employed in a buried channel heterostructure.

[0044] Another way in which conventional Si processing is modified is during the source-drain silicide-germanide formation (FIG. 7C). In conventional Si processing, a metal (typically Ti, Co, or Ni) is reacted with the Si and, through standard annealing sequences, low resistivity suicides are formed. However, in this case, the metal reacts with both Si and Ge simultaneously. Since the silicides have much lower free energy than the germanides, there is a tendency to form a silicide while the Ge is expelled. The expelled germanium creates agglomeration and increases the resistance of the contacts. This increase in series resistance offsets the benefits of the extra drive current from the heterostructure, and negates the advantages of the structure.

[0045] Ti and Ni can form phases in which the Ge is not rejected severely, thus allowing the formation of a good contact. Co is much more problematic. However, as discussed above for the problem of Si removal, a protective layer(s) at the device epitaxy stage can be applied instead of optimizing the SiGe-metal reaction. For example, the strained Si that will become the surface channel can be coated with a high-Ge-content SiGe alloy (higher Ge content than the initial relaxed SiGe), followed by strained Si. Two approaches are possible using these surface contact layers. Both methods introduce thick Si at the surface and allow the conventional silicide technology to be practiced without encountering the problems with SiGe-metal reactions.

[0046] The first approach, shown on a surface channel heterostructure 900 in FIG. 9A, uses a Ge-rich layer 906 thin enough that it is substantially strained. The layer 906 is provided on a strained Si channel layer 904 and relaxed SiGe layer 902. In this case, if a subsequent Si layer 908 is beyond the critical thickness, the compressive Ge-rich layer 906 acts as a barrier to dislocations entering the strained Si channel 904. This barrier is beneficial since dislocations do not adversely affect the silicide process; thus, their presence in the subsequent Si layer 908 is of no consequence. However, if the dislocations were to penetrate to the channel, there would be adverse effects on the device.

[0047] A second approach, shown in FIG. 9B, is to allow a Ge-rich layer 910 to intentionally exceed the critical thickness, thereby causing substantial relaxation in the Ge-rich layer. In this scenario, an arbitrarily thick Si layer 912 can be applied on top of the relaxed Ge-rich layer. This layer will contain more defects than the strained channel, but the defects play no role in device operation since this Si is relevant only in the silicide reaction. In both cases, the process is free from the metal-SiGe reaction concerns, since the metal will react with Si-only. Once the silicide contacts have been formed, the rest of the sequence is a standard Si CMOS process flow, except that the thermal budget is carefully monitored since, for example, the silicide-germanicide (if that option is used) typically cannot tolerate as high a temperature as the conventional silicide. A major advantage of using Si/SiGe FET heterostructures to achieve enhanced performance is the compatibility with conventional Si techniques. Many of the processes are identical to Si CMOS processing, and once the front-end of the process, i.e., the processing of the Si/SiGe heterostructure, is complete, the entire back-end process is uninfluenced by the fact that Si/SiGe lies below.

[0048] Even though the starting heterostructure for the buried channel device is different from that of the surface channel device, its process flow is very similar to the surface channel flow shown in FIGS. 7A-7D. FIG. 10 is a schematic block diagram of a buried channel MOSFET structure 1000 after the device isolation oxide 1016 has been formed using a SiN mask 1014. In this case, the strained channel 1002 on a first SiGe layer 1010 is separated from the surface by the growth of another SiGe layer 1004, followed by another Si layer 1006. This Si layer is needed for the gate oxide 1008 since gate-oxide formation on SiGe produces a very high interface state density, thus creating non-ideal MOSFETs. One consequence of this Si layer, is that if it is too thick, a substantial portion of the Si layer will remain after the gate oxidation. Carriers can populate this residual Si layer, creating a surface channel in parallel with the desired buried channel and leading to deleterious device properties. Thus, the surface layer Si must be kept as thin as possible, typically less than 50 Å and ideally in the range of 5-15 Å.

[0049] Another added feature that is necessary for a buried channel device is the supply layer implant. The field experienced in the vertical direction when the device is turned on is strong enough to pull carriers from the buried channel 1002 and force them to populate a Si channel 1006 near the Si/SiO₂interface 1012, thus destroying any advantage of the buried channel. Thus, a supply layer of dopant must be introduced either in the layer 1004 between the buried channel and the top Si layer 1006, or below the buried channel in the underlying SiGe 1010. In this way, the device is forced on with little or no applied voltage, and turned off by applying a voltage (depletion mode device).

[0050] FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention. The main process steps are shown in the boxes, and optional steps or comments are shown in the circles. The first three steps (1100, 1102, 1104) describe the fabrication of the strained silicon heterostructure. The sequence includes production of relaxed SiGe on Si, planarization of the SiGe, and regrowth of the device layers. Once the strained heterostructure is complete (1106), MOS fabrication begins with device isolation (1112) using either STI (1110) or LOCOS (1108). Before proceeding to the gate oxidation, buried channel devices undergo a supply and threshold implant (1114), and any protective layers applied to either a buried or surface channel heterostructure must be selectively removed (1116). The processing sequence after the gate oxidation (1118) is similar to conventional Si CMOS processing. These steps include gate deposition, doping, and definition (1120), self-aligned shallow source-drain implant (1122), spacer formation (1124), self-aligned deep source-drain implant (1126), salicide formation (1128), and pad isolation via metal deposition and etch (1130). The steps requiring significant alteration have been discussed.

[0051] One particular advantage of the process of FIG. 11 is that it enables the use of surface channel and buried channel devices on the same platform. Consider FIGS. 12A-12D and FIGS. 13A-13D, which show a universal substrate layer configuration and a process that leads to the co-habitation of surface and buried channel MOSFETs on the same chip. The universal substrate is one in which both surface channel and buried channel devices can be fabricated. There are two possibilities in fabricating the surface channel device in this sequence, shown in FIGS. 12 and 13. The process flows for combining surface and buried channel are similar to the previous process described in FIG. 7. Therefore, only the critical steps involved in exposing the proper gate areas are shown in FIGS. 12 and 13.

[0052] FIGS. 12A and 13A depict the same basic heterostructure 1200,1300 for integrating surface channel and buried channel devices. There is a surface strained Si layer 1202, 1302, a SiGe spacer layer 1204, 1304, a buried strained Si layer 1206, 1306, and a relaxed platform of SiGe 1208, 1308. Two strained Si layers are necessary because the buried channel MOSFET requires a surface Si layer to form the gate oxide and a buried Si layer to form the device channel. The figures also show a device isolation region 1210 that separates the buried channel device area 1212, 1312 from the surface channel device area 1214, 1314.

[0053] Unlike the buried channel device, a surface channel MOSFET only requires one strained Si layer. As a result, the surface channel MOSFET can be fabricated either in the top strained Si layer, as shown in FIGS. 12B-12D, or the buried Si layer channel, as shown in FIGS. 13B-13D. FIG. 12B is a schematic diagram of a surface channel gate oxidation 1216 in the top Si layer 1202. In this scenario, a thicker top Si layer is desired, since after oxidation, a residual strained Si layer must be present to form the channel. FIG. 12B also shows a possible position for the buried channel supply implant 1218, which is usually implanted before the buried channel gate oxide is grown. Since the top Si layer is optimized for the surface channel device, it may be necessary to strip some of the top strained Si in the regions 1220 where buried channel devices are being created, as shown in FIG. 12C. This removal is necessary in order to minimize the surface Si thickness after gate oxide 1222 formation (FIG. 12D), and thus avoid the formation of a parallel device channel.

[0054] When a surface channel MOSFET is formed in the buried strained Si layer, the top strained Si layer can be thin, i.e., designed optimally for the buried channel MOSFET. In FIG. 13B, the top strained Si and SiGe layers are removed in the region 1312 where the surface channel MOSFETs are formed. Because Si and SiGe have different properties, a range of selective removal techniques can be used, such as wet or dry chemical etching. Selective oxidation can also be used since SiGe oxidizes at much higher rates than Si, especially under wet oxidation conditions. FIG. 13C shows the gate oxidation 1314 of the surface channel device as well as the supply layer implant 1316 for the buried channel device. Finally, FIG. 13D shows the position of the buried channel gate oxide 1318. No thinning of the top Si layer is required prior to the oxidation since the epitaxial thickness is optimized for the buried channel device. Subsequent to these initial steps, the processing for each device proceeds as previously described.

[0055] Another key step in the process is the use of a localized implant to create the supply layer needed in the buried channel device. In a MOSFET structure, when the channel is turned on, large vertical fields are present that bring carriers to the surface. The band offset between the Si and SiGe that confines the electrons in the buried strained Si layer is not large enough to prevent carriers from being pulled out of the buried channel. Thus, at first, the buried channel MOSFET would appear useless. However, if enough charge were present in the top SiGe layer, the MOSFET would become a depletion-mode device, i.e. normally on and requiring bias to turn off the channel. In the surface/buried channel device platform, a supply layer implant can be created in the regions where the buried channel will be fabricated, thus easing process integration. If for some reason the supply layer implant is not possible, note that the process shown in FIG. 11 in which the surface channel is created on the buried Si layer is an acceptable process, since the dopant can be introduced into the top SiGe layer during epitaxial growth. The supply layer is then removed from the surface channel MOSFET areas when the top SiGe and strained Si layers are selectively etched away.

[0056] In the processes described in FIGS. 10, 12 and 13, it is assumed that the desire is to fabricate a buried channel MOSFET. If the oxide of the buried channel device is removed, one can form a buried channel device with a metal gate (termed a MODFET or HEMT). The advantage of this device is that the transconductance can be much higher since there is a decrease in capacitance due to the missing oxide. However, there are two disadvantages to using this device. First, all thermal processes after gate definition have to be extremely low temperature, otherwise the metal will react with the semiconductor, forming an alloyed gate with a very low, or non-existent, barrier. Related to this issue is the second disadvantage. Due to the low thermal budget, the source and drain formation and contacts are typically done before the gate definition. Inverting these steps prevents the gate from being self-aligned to the source and drain, thus increasing the series resistance between the gate and the source and drain. Therefore, with a carefully designed buried channel MOSFET, the self-aligned nature can be a great advantage in device performance. Another benefit of the MOSFET structure is that the gate leakage is very low.

[0057] The combination of buried n-channel structures with n and p type surface channel MOSFETs has been emphasized heretofore. It is important to also emphasize that in buried n-channel devices as well as in surface channel devices, the channels need not be pure Si. Si_1−yGe_ychannels can be used to increase the stability during processing. FIGS. 14A and 14B are schematic diagrams of surface 1400 and buried 1450 channel devices with Si_1−yGe_ychannels 1402 on a relaxed Si_1−zGe_zlayer 1404. The devices are shown after salicidation and thus contain a poly-Si gate 1410, gate oxide 1408, suicide regions 1412, spacers 1414, and doped regions 1416. In the surface channel device 1400, a thin layer 1406 of Si must be deposited onto the Si_1−yGe_ylayer 1402 to form the gate oxide 1408, as previously described for buried channel devices. In the buried Si_1−yGe_ychannel device 1450, the device layer sequence is unchanged and consists of a buried strained channel 1402, a SiGe spacer layer 1418, and a surface Si layer 1420 for oxidation.

[0058] To maintain tensile strain in the channel of an nMOS device, the lattice constant of the channel layer must be less than that of the relaxed SiGe layer, i.e., y must be less than z. Since n-channel devices are sensitive to alloy scattering, the highest mobilities result when the Ge concentration in the channel is low. In order to have strain on this channel layer at a reasonable critical thickness, the underlying SiGe should have a Ge concentration in the range of 10-50%.

[0059] Experimental data indicates that p channels are less sensitive to alloy scattering. Thus, surface MOSFETs with alloy channels are also possible. In addition, the buried channel devices can be p-channel devices simply by having the Ge concentration in the channel, y, greater than the Ge concentration in the relaxed SiGe alloy, z, and by switching the supply dopant from n-type to p-type. This configuration can be used to form Ge channel devices when y=1 and 0.5<z<0.9.

[0060] With the ability to mix enhancement mode surface channel devices (n and p channel, through implants as in typical Si CMOS technology) and depletion-mode buried channel MOSFETs and MODFETs, it is possible to create highly integrated digital/analog systems. The enhancement mode devices can be fabricated into high performance CMOS, and the regions of an analog circuit requiring the high performance low-noise depletion mode device can be fabricated in the buried channel regions. Thus, it is possible to construct optimal communication stages, digital processing stages, etc. on a single platform. These different regions are connected electrically in the backend of the Si CMOS chip, just as transistors are connected by the back-end technology today. Thus, the only changes to the CMOS process are some parameters in the processes in the fabrication facility, and the new material, but otherwise, the entire manufacturing process is transparent to the change. Thus, the economics favor such a platform for integrated Si CMOS systems on chip.

[0061] Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

Claims

What is claimed is:

1. A semiconductor structure comprising:

a substrate;

on the substrate, a planarized layer comprising silicon and germanium, and having an average surface roughness less than 2 nm; and

disposed on the planarized layer, at least one overlying layer comprising at least one of silicon and germanium, having an average surface roughness less than 2 nm, and lattice-mismatched with respect to the planarized layer.

2. The structure of claim 1, wherein the planarized layer comprises Si_1−xGe_xand the overlying layer comprises Si_1−yGe_ywith y<x.

3. The structure of claim 1, wherein the planarized layer comprises Si_1−xGe_xand the overlying layer comprises Si_1−yGe_ywith y>x.

4. The structure of claim 1, wherein the overlying layer is part of a device heterostructure including at least one strained layer.

5. The structure of claim 4, wherein the planarized layer comprises Si_1−xGe_xand the device heterostructure comprises a Si_1−zGe_zlayer in which z is approximately equal to x; a Si_1−yGe_ylayer with y<x; and a layer of Si.

6. The structure of claim 4, wherein the planarized layer comprises Si_1−xGe_xand the device heterostructure comprises a Si_1−zGe_zlayer in which z is approximately equal to x; a Si_1−yGe_ylayer with y>x; and a layer of Si.

7. The structure of claim 4, wherein the planarized layer comprises Si_1−xGe_xand the device heterostructure comprises a Si_1−zGe_zlayer in which z is approximately equal to x; and a layer of Si.

8. The structure of claim 6, wherein y is approximately 1.

9. The structure of claim 7, wherein both x and z are greater than 0.1 and less than or equal to 0.5.

10. The structure of claim 9, wherein the layer of Si is less than 0.1 μm.

11. The structure of claim 8, wherein both x and z are greater than 0.5 and less than or equal to 0.9.

12. The structure of claim 11, wherein the layer of Si is less than 0.005 μm.

13. The structure of claim 4, wherein the planarized layer comprises Si_1−xGe_xand the device heterostructure comprises a Si_1−zGe_zlayer in which z is approximately equal to x; a second layer of Si_1−yGe_ywith y<x; a third Si_1−wGe_wlayer in which w is approximately x; and a layer of Si.

14. The structure of claim 13, wherein y is approximately 0.

15. The structure of claim 14, wherein 0.1<x0.5 and the thickness of the second Si_1−yGe_ylayer is less than 0.05 μm.

16. The structure of claim 15, wherein the layer of Si is less than 0.005 μm.

17. The structure of claim 4, wherein the planarized layer comprises Si_1−xGe_xand the device heterostructure comprises a Si_1−zGe_zlayer in which z is approximately equal to x; a second layer of Si_1−yGe_ylayer with y>x; a third Si_1−wGe_wlayer in which w is approximately x; and a layer of Si.

18. The structure of claim 17, wherein y is approximately 1.

19. The structure of claim 18, wherein 0.5<x<0.9 and the thickness of the second Si_1−yGe_ylayer is less than 0.05 μm.

20. The structure of claim 19, wherein the layer of Si is less than 0.005 μm.

21. The structure of claim 1, wherein the substrate comprises a plurality of relaxed graded-composition SiGe layers on Si.

22. The structure of claim 1, wherein the substrate comprises Si.

23. The structure of claim 22, wherein the planarized layer is attached to the substrate by wafer bonding.

24. The structure of claim 1, wherein the substrate comprises Si with a layer of SiO₂.

25. The structure of claim 24, wherein the planarized layer is attached to the substrate by wafer bonding.

26. The structure of claim 1, wherein the overlying layer is a strained layer.

27. The structure of claim 26, wherein the overlying layer is silicon.

28. The structure of claim 1, wherein the overlying layer is silicon.

29. The structure of claim 1, wherein the overlying layer is germanium.

30. The structure of claim 1, wherein the overlying layer is a silicon-germanium alloy.

31. The structure of claim 1, wherein the planarized layer is a uniform SiGe layer and further comprising a relaxed, composition-graded SiGe layer between the planarized layer and the substrate.

32. The structure of claim 1, wherein the overlying layer has a sufficiently small thickness to obviate surface roughness.

33. The structure of claim 1, wherein the at least one overlying layer has an average surface roughness less than 0.77 nm.

34. The structure of claim 1, wherein the at least one overlying layer has an average surface roughness less than 0.57 nm.

Patent Citations (186)

Patent	Date	Inventor	Cited By
US4010045(A)	1977-03-01	Ruehrwein	Applicant
US4710788(A)	1987-12-01	Dambkes et al.	Applicant
US4990979(A)	1991-02-01	Otto	Applicant
US4997776(A)	1991-03-01	Harame et al.	Applicant
US5013681(A)	1991-05-01	Godbey et al.	Applicant
US5155571(A)	1992-10-01	Wang et al.	Applicant
US5166084(A)	1992-11-01	Pfiester	Applicant
US5177583(A)	1993-01-01	Endo et al.	Applicant
US5202284(A)	1993-04-01	Kamins et al.	Applicant
US5207864(A)	1993-05-01	Bhat et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5212110(A)	1993-05-01	Pfiester et al.	Applicant
US5221413(A)	1993-06-01	Brasen et al.	Applicant
US5241197(A)	1993-08-01	Murakami et al.	Applicant
US5250445(A)	1993-10-01	Bean et al.	Applicant
US5285086(A)	1994-02-01	Fitzgerald, Jr.	Applicant
US5291439(A)	1994-03-01	Kauffmann et al.	Applicant
US5298452(A)	1994-03-01	Meyerson	Applicant
US5310451(A)	1994-05-01	Tejwani et al.	Applicant
US5316958(A)	1994-05-01	Meyerson	Applicant
US5346848(A)	1994-09-01	Grupen-Shemansky et al.	Applicant
US5374564(A)	1994-12-01	Bruel	Applicant
US5399522(A)	1995-03-01	Ohori	Applicant
US5413679(A)	1995-05-01	Godbey	Applicant
US5424243(A)	1995-06-01	Takasaki	Applicant
US5426069(A)	1995-06-01	Selvakumar et al.	Applicant
US5426316(A)	1995-06-01	Mohammad	Applicant
US5442205(A)	1995-08-01	Brasen et al.	Applicant
US5461243(A)	1995-10-01	Ek et al.	Applicant
US5461250(A)	1995-10-01	Burghartz et al.	Applicant
US5462883(A)	1995-10-01	Dennard et al.	Applicant
US5476813(A)	1995-12-01	Naruse	Applicant
US5479033(A)	1995-12-01	Baca et al.	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5523243(A)	1996-06-01	Mohammad	Applicant
US5523592(A)	1996-06-01	Nakagawa et al.	Applicant
US5534713(A)	1996-07-01	Ismail et al.	Applicant
US5536361(A)	1996-07-01	Kondo et al.	Applicant
US5540785(A)	1996-07-01	Dennard et al.	Applicant
US5596527(A)	1997-01-01	Tomioka et al.	Applicant
US5617351(A)	1997-04-01	Bertin et al.	Applicant
US5630905(A)	1997-05-01	Lynch et al.	Applicant
US5659187(A)	1997-08-01	Legoues et al.	Applicant
US5683934(A)	1997-11-01	Candelaria	Applicant
US5698869(A)	1997-12-01	Yoshimi et al.	Applicant
US5714777(A)	1998-02-01	Ismail et al.	Applicant
US5728623(A)	1998-03-01	Mori	Applicant
US5739567(A)	1998-04-01	Wong	Applicant
US5759898(A)	1998-06-01	Ek et al.	Applicant
US5777347(A)	1998-07-01	Bartelink	Applicant
US5786612(A)	1998-07-01	Otani et al.	Applicant
US5786614(A)	1998-07-01	Chuang et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5808344(A)	1998-09-01	Ismail et al.	Applicant
US5847419(A)	1998-12-01	Imai et al.	Applicant
US5877070(A)	1999-03-01	Goesele et al.	Applicant
US5891769(A)	1999-04-01	Liaw et al.	Applicant
US5906708(A)	1999-05-01	Robinson et al.	Applicant
US5906951(A)	1999-05-01	Chu et al.	Applicant
US5912479(A)	1999-06-01	Mori et al.	Applicant
US5943560(A)	1999-08-01	Chang et al.	Applicant
US5963817(A)	1999-10-01	Chu et al.	Applicant
US5966622(A)	1999-10-01	Levine et al.	Applicant
US5998807(A)	1999-12-01	Lustig et al.	Applicant
US6013134(A)	2000-01-01	Chu et al.	Applicant
US6030887(A)	2000-02-01	Desai et al.	Examiner
US6033974(A)	2000-03-01	Henley et al.	Applicant
US6033995(A)	2000-03-01	Muller	Applicant
US6058044(A)	2000-05-01	Sugiura et al.	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6074919(A)	2000-06-01	Gardner et al.	Applicant
US6096590(A)	2000-08-01	Chan et al.	Applicant
US6103559(A)	2000-08-01	Gardner et al.	Applicant
US6107653(A)	2000-08-01	Fitzgerald	Applicant
US6111267(A)	2000-08-01	Fischer et al.	Applicant
US6117750(A)	2000-09-01	Bensahel et al.	Applicant
US6130453(A)	2000-10-01	Mei et al.	Applicant
US6133799(A)	2000-10-01	Favors, Jr. et al.	Applicant
US6140687(A)	2000-10-01	Shimomura et al.	Applicant
US6143636(A)	2000-11-01	Forbes et al.	Applicant
US6153495(A)	2000-11-01	Kub et al.	Applicant
US6154475(A)	2000-11-01	Soref et al.	Applicant
US6160303(A)	2000-12-01	Fattaruso	Applicant
US6162688(A)	2000-12-01	Gardner et al.	Applicant
US6184111(B1)	2001-02-01	Henley et al.	Applicant
US6191007(B1)	2001-02-01	Matsui et al.	Applicant
US6191432(B1)	2001-02-01	Sugiyama et al.	Applicant
US6194722(B1)	2001-02-01	Fiorini et al.	Applicant
US6204529(B1)	2001-03-01	Lung et al.	Applicant
US6207977(B1)	2001-03-01	Augusto	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6218677(B1)	2001-04-01	Broekaert	Applicant
US6232138(B1)	2001-05-01	Fitzgerald et al.	Applicant
US6235567(B1)	2001-05-01	Huang	Applicant
US6242324(B1)	2001-06-01	Kub et al.	Applicant
US6249022(B1)	2001-06-01	Lin et al.	Applicant
US6251755(B1)	2001-06-01	Furukawa et al.	Applicant
US6261929(B1)	2001-07-01	Gehrke et al.	Applicant
US6266278(B1)	2001-07-01	Harari et al.	Applicant
US6271551(B1)	2001-08-01	Schmitz et al.	Applicant
US6271726(B1)	2001-08-01	Fransis et al.	Applicant
US6291321(B1)	2001-09-01	Fitzgerald	Applicant
US6313016(B1)	2001-11-01	Kibbel et al.	Applicant
US6316301(B1)	2001-11-01	Kant	Applicant
US6323108(B1)	2001-11-01	Kub et al.	Examiner
US6329063(B2)	2001-12-01	Lo et al.	Applicant
US6335546(B1)	2002-01-01	Tsuda et al.	Applicant
US6339232(B1)	2002-01-01	Takagi	Applicant
US6350993(B1)	2002-02-01	Chu et al.	Examiner
US6368733(B1)	2002-04-01	Nishinaga	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US6399970(B2)	2002-06-01	Kubo et al.	Applicant
US6403975(B1)	2002-06-01	Brunner et al.	Applicant
US6407406(B1)	2002-06-01	Tezuka	Applicant
US6425951(B1)	2002-07-01	Chu et al.	Applicant
US6429061(B1)	2002-08-01	Rim	Applicant
US6521041(B2)	2003-02-01	Wu et al.	Applicant
US6555839(B2)	2003-04-01	Fitzgerald	Applicant
US6573126(B2)	2003-06-01	Cheng et al.	Applicant
US6602613(B1)	2003-08-01	Fitzgerald	Applicant
US6603156(B2)	2003-08-01	Rim	Applicant
US2001/0003269(A1)	2001-06-01	Wu et al.	Applicant
US2001/0003364(A1)	2001-06-01	Sugawara et al.	Applicant
US2002/0024395(A1)	2002-02-01	Akatsuka et al.	Applicant
US2002/0043660(A1)	2002-04-01	Yamazaki et al.	Applicant
US2002/0052084(A1)	2002-05-01	Fitzgerald	Applicant
US2002/0068393(A1)	2002-06-01	Fitzgerald et al.	Applicant
US2002/0072130(A1)	2002-06-01	Cheng et al.	Applicant
US2002/0096717(A1)	2002-07-01	Chu et al.	Applicant
US2002/0100942(A1)	2002-08-01	Fitzgerald et al.	Applicant
US2002/0123183(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0123197(A1)	2002-09-01	Fitzgerald et al.	Applicant
US2002/0125471(A1)	2002-09-01	Fitzgerald et al.	Applicant
US2002/0125497(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0140031(A1)	2002-10-01	Rim	Applicant
US2002/0168864(A1)	2002-11-01	Cheng et al.	Applicant
US2003/0003679(A1)	2003-01-01	Doyle et al.	Applicant
US2003/0013323(A1)	2003-01-01	Hammond et al.	Applicant
US2003/0025131(A1)	2003-02-01	Lee et al.	Applicant
US2003/0034529(A1)	2003-02-01	Fitzgerald et al.	Applicant
US2003/0057439(A1)	2003-03-01	Fitzgerald	Applicant
US2003/0102498(A1)	2003-06-01	Braithwaite et al.	Applicant
US2003/0077867(A1)	2003-07-01	Fitzgerald	Applicant
DE4101167	1992-07-01		Applicant
EP514018	1992-11-01		Applicant
EP587520	1994-03-01		Applicant
EP683522(A2)	1995-11-01		Applicant
EP828296	1998-03-01		Applicant
EP829908	1998-03-01		Applicant
EP838858	1998-04-01		Applicant
EP1020900(A2)	2000-07-01		Applicant
EP2001319935	2001-11-01		Applicant
EP1174928	2002-01-01		Applicant
FR2701599	1993-09-01		Applicant
GB2342777(A)	2000-04-01		Applicant
JP4-307974	1992-10-01		Applicant
JP5-166724	1993-07-01		Applicant
JP6-177046	1994-06-01		Applicant
JP6-252046	1994-09-01		Applicant
JP7-094420	1995-04-01		Applicant
JP7-106446	1995-04-01		Applicant
JP7-240372	1995-09-01		Applicant
JP10-270685	1998-10-01		Applicant
JP11-233744	1999-08-01		Applicant
JP2000031491	2000-01-01		Applicant
JP201319935	2000-05-01		Applicant
JP2000-021783	2000-08-01		Applicant
JP2002-076334	2002-03-01		Applicant
JP2002-164520	2002-06-01		Applicant
JP2002-289533	2002-10-01		Applicant
WO98/59365	1998-12-01		Applicant
WO99/53539	1999-10-01		Applicant
WO/48239	2000-08-01		Applicant
WO/54338	2000-09-01		Applicant
WO1/022482	2001-03-01		Applicant
WO1/54202(A1)	2001-07-01		Applicant
WO1/93338(A1)	2001-12-01		Applicant
WO1/99169(A2)	2001-12-01		Applicant
WO2/13262(A2)	2002-02-01		Applicant
WO2/15244	2002-02-01		Applicant
WO2/27783(A1)	2002-04-01		Applicant
WO2/47168	2002-06-01		Applicant
WO2/071488	2002-09-01		Applicant
WO2/071491	2002-09-01		Applicant
WO2/071495	2002-09-01		Applicant
WO2/082514	2002-10-01		Applicant

Non-Patent Literature (90)

Armstrong, “Technology for SiGe Heterostructure-Based CMOS Devices,” Ph.D. Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science (Jun. 30, 1999).Applicant
Augusto et al., “Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,” Thin Solid Films, vol. 294, No. 1-2, pp. 254-257 (Feb. 15, 1997).Applicant
Barradas et al., “RBS Analysis of MBE-grown SiGe/(001) Si Heterostructures with Thin, High Ge Content SiGe Channels for HMOS Transistors,” Modern Physics Letters B, vol. 15, No. 28-29, pp. 1297-1304 (2001) (abstract).Applicant
Hackbarth et al, “Alternatives to Thick MBE-Grown Relaxed SiGe Buffers,” Thin Solid Films, vol. 369, pp. 148-151 (2000).Applicant
Herzog et al., “SiGe-based FETs: Buffer Issues and Device Results,” Thin Solid Films, vol. 380, No. 1-2, pp. 36-41 Dec. 12, 2000.Applicant
International Search Report for International Patent Application No. PCT/US02/03681, dated Jun. 27, 2002, 3 pages.Applicant
Ismail et al., “Modulation-doped n-type Si/SiGe with Inverted Interface,” Applied Physics Letters, 65 (10), pp. 1248-1250 Sep. 5, 1994.Applicant
Konig et al., “Design Rules for N-Type SiGe Hetero FETs,” Solid State Electronics, vol. 41, No. 10, pp. 1541-1547 Oct. 1, 1997.Applicant
Kuznetsov et al., “Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,” J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995).Applicant
Maiti et al., “Strained-Si Heterostructure Field Effect Transistors,” Semicond. Sci. Technol., vol. 13, pp. 1225-1246 (1998).Applicant
O'Neill et al., “SiGe Virtual Substrate N-Channel Heterojunction MOSFETs,” Semicond. Sci. Techhol., vol. 14, pp. 784-789 (1999).Applicant
Parker et al., “SiGe Heterostructure CMOS Circuits and Applications”, Solid-State Electronics, vol. 43, pp. 1497-1506 (1996).Applicant
Rim et al., “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's,” IEEE Transactions on Electron Devices, vol. 47, No. 7, pp. 1406-1415 (Jul. 2000).Applicant
Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEEE Trans. Electron Devices, vol. 43, No. 8, pp. 1224-1232 (Aug. 1996).Applicant
Usami et al., “Spectroscopic Study of Si-based Quantum Wells with Neighboring Confinement Structure,” Semicon. Sci. Technol., vol. 12, No. 12, pp. 1596-1602 (1997) (abstract).Applicant
Welser et al., “Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,” IEDM, pp. 545-548 (1993).Applicant
Welser et al., “NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,” IEEE, pp. 1000-1002 (1992).Applicant
Welser, “The Application of Strained-Silicon/Relaxed-Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,” Ph.D. Thesis, Stanford University Dept. of Electrical Engineering (1994).Applicant
Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986).Applicant
Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semicondutor Transistors,” IEEE Trans. Electron Devices, Aug. 1996, pp. 1224-1232.Applicant
Usami et al., “Spectroscopic study of Si-based quantum wells with neighboring confinement structure,” Semicon. Sci. Technol., 1997 (abstract).Applicant
Barradas et al., “RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,” Modern Physics Letters B, 2001 (abstract).Applicant
Canaperi et al., “Preparation of a relaxed Si-Ge Layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,” Intern. Business Machines Corporation, USA, 2002 (abstract).Applicant
Armstrong et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764.Applicant
Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.Applicant
Bouillon et al., “Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,” IEEE, (1996) pp. 21.2.1-21.2.4.Applicant
Bruel et al., “®SMART CUT: A Promising New SOI Material Technology,” Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.Applicant
Bruel, “Silicon on Insulator Material Technology,” Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.Applicant
Bufler et al., “Hole transport in strained Si1-xGex alloys on Si1-yGey substrates,” Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.Applicant
Burghartz et al., “Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology”, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104.Applicant
Carlin et al., “High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,” IEEE (2000) pp. 1006-1011.Applicant
Chang et al., “Selective Etching of SiGe/Si Heterostructures,” Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.Applicant
Cheng et al., “Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated in SiGe-on-Insulator (SGOI) Substrates,” IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.Applicant
Cheng et al., “Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,” Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.Applicant
Cullis et al, “Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,” Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.Applicant
Currie et al., “Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,” vol. 72 No. 14, pp. 1718-1720, Feb. 1998.Applicant
Currie et al., “Carrier mobilities and process stability of strained S in-and p-MOSFETs on SiGe virtual substrates,” J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.Applicant
Eaglesham et al., “Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),” Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.Applicant
Feijoo et al., “Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,” Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.Applicant
Fischetti et al., “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” J. Appl. Phys., vol. 80, No. 4, (Aug. 15, 1996) pp. 2234-2252.Applicant
Fischetti, “Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,” Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.Applicant
Fitzgerald et al., “Dislocation dynamics in relaxed graded composition semiconductors,” Materials Science and Engineering B67, (1999) pp. 53-61.Applicant
Fitzgerald et al., “Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,” AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.Applicant
Fitzgerald et al., “Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates,” Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.Applicant
Garone et al., “Silicon vapor phase epitaxial growth catalysis by the presence of germane,” Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.Applicant
Gray and Meyer, “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, 1984, pp. 605-632.Applicant
Grützmacher et al., “Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,” Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.Applicant
Hackbarth et al., “Strain relieved SiGe buffers for Si-based heterostructures field-effect transistors,” Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.Applicant
Höck et al., “Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications,” Thin Solid Films, vol. 336 (1998) pp. 141-144.Applicant
Höck et al., “High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,” Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.Applicant
Höck et al., “High performance 0.25 μm p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.Applicant
Huang et al., “High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,” Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.Applicant
Huang et al., “The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul., 1998, pp. 1023-1036.Applicant
IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), “2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,” pp. 136-140.Applicant
IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, “Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates”, pp. 330-331.Applicant
Ishikawa et al., “Creation of Si-Ge-based SIMOX structures by low energy oxygen implantations,” Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.Applicant
Ishikawa et al., “SiGe-on-insulator substrate using SiGe alloy grown Si(001),” Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.Applicant
Ismail, “Si/SiGe High-Speed Field-Effect Transistors,” Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.Applicant
Lee and Wong, “CMOS RF Integrated Circuits at 5 GHz and Beyond”, Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571.Applicant
Lee et al., “Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates,” Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.Applicant
Lee et al., “Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates,” Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.Applicant
Leitz et al., “Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,” Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.101.1-A3.10.6.Applicant
Leitz et al., “Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,” Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.Applicant
Leitz et al., “Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x<y) virtual substrates,” Applied Physics Letters, vol. 79, No. 25, (Dec. 17, 2001) pp. 4246-4248.Applicant
Li et al., “Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field-effect transistors with reduced short-channel effects,” J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.Applicant
Lu et al., “High Performance 0.1 μm Gate-Length P-Type SiGe MODFET's and MODFET's”, IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652.Applicant
M. Kummer et al., “Low energy plasma enhanced chemical vapor deposition,” Materials Science and Engineering B89 (2002) pp. 288-295.Applicant
Maszara, “Silicon-On-Insulator by Wafer Bonding: A Review,” Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347.Applicant
Meyerson et al., “Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,” Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.Applicant
Mizuno et al., “Advanced SOI-MOSFETs with Strained-SI Channel for High Speed CMOS-Electron/Hole Mobility Enhancement,” 2002 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211.Applicant
Mizuno et al., “Electron and Hold Mobility Enhancement in Strained-Si MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.Applicant
Mizuno et al., “High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936.Applicant
Nayak et al., “High-Mobility Strained-Si PMOSFET's”; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716.Applicant
Papananos, “Radio-Frequency Microelectronic Circuits for Telecommunication Applications”, Kluwer Academic Publishers, 1999, pp. 115-117, 188-193.Applicant
Ransom et al., “Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,” IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) p. 2695.Applicant
Reinking et al., “Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,” Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.Applicant
Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs”; 1995 IEEE, pp. 517-520.Applicant
Rim et al., “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's”; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.Applicant
Rim, “Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors”, PhD Thesis, Stanford University, 1999; pp. 1-184.Applicant
Robbins et al., “A model for heterogeneous growth of Sil-xGex films for hydrides,” Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.Applicant
Schäffler, “High-Mobility Si and Ge Structures,” Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.Applicant
Sugimoto and Ueno, “A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 ≃m CMOS VCO Circuit”, IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329.Applicant
Ternent et al., “Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits”, IEEE Oct. 2000, pp. 38-43.Applicant
Tweet et al., “Factors determining the composition of strained GeSi layers grown with disilane and germane,” Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.Applicant
Welser et al., “Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,” IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.Applicant
Xie et al., “Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,” The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.Applicant
Xie et al., “Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,” Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.Applicant
Xie, “SiGe Field effect transistors,” Materials Science and Engineering, vol. 25 (1999) pp. 89-21.Applicant
Yeo et al., “Nanoscale Ultra-Thin Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,” IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.Applicant
Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,” Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.Applicant

Abstract