US 9,536,966 B2Grant

Gate structures for III-N devices

Issue Date:2017-01-03

•22 Claims

•17 Drawing Sheets

Abstract

A semiconductor device includes a III-N layer, a plurality of parallel conductive fingers on the III-N layer, an insulator layer over the III-N layer, and a gate. The plurality of parallel conductive fingers includes a source and drain bus, a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends, and a plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, the drain fingers being interdigitated between the source fingers. The gate comprises a plurality of straight and a plurality of connecting sections, each straight section between a source finger and adjacent drain finger, and the connecting sections each joining two adjacent straight sections and curving around a respective source or drain finger end.

Metadata

Assignee

Transphorm Inc.

Inventor

Tsutomu Ogino

Application Information

Application Number:US 14/970,375

Filing Date:2015-12-15

Priority Date:2014-12-16

Art Unit:2893

Classifications

IPC:

H01L29/51H01L29/417H01L29/66H01L29/778H01L29/20H01L29/423

Field of Search:

H01L 29/7787H01L 29/66462H01L 29/518

Patent Drawings (17 sheets)

Description

Cross-Reference to Related Application

[0001] This application claims priority to U.S. Provisional Application No. 62/092,732, filed on Dec. 16, 2014. The disclosure of the prior application is considered part of and is incorporated by reference in the disclosure of this application.

Technical Field

[0002] This specification relates to semiconductor devices, in particular nitride-based devices such as transistors that include a recess into which a gate electrode is deposited.

Background

[0003] Transistors used in power electronic applications have typically been fabricated with silicon (Si) semiconductor materials. Common transistor devices for power applications include Si CoolMOS, Si Power MOSFETs, and Si Insulated Gate Bipolar Transistors (IGBTs). While Si power devices are inexpensive, they can suffer from a number of disadvantages, including relatively low switching speeds and high levels of electrical noise. More recently, silicon carbide (SiC) power devices have been considered due to their superior properties. III-Nitride or III-N semiconductor devices, such as gallium nitride (GaN) devices, are now emerging as attractive candidates to carry large currents, support high voltages, and to provide very low on-resistance and fast switching times.

[0004] Multi-finger transistors can be made using III-N semiconductor technology. Some multi-finger transistors include multiple source and drain electrodes (“fingers”) that are arranged in parallel to each other and interdigitated. One or more gate electrodes separate the source and drain electrodes and can be used, e.g., to turn a multi-finger transistor on and off.

Summary

[0005] In one aspect, a method of fabricating a semiconductor device includes forming a III-N layer on a substrate and forming a plurality of parallel conductive fingers on the III-N layer. The forming of the plurality of parallel conductive fingers includes forming a source bus and a drain bus, forming a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends, and forming a plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, wherein the drain fingers are interdigitated between the source fingers. The method further includes forming an insulator layer over the III-N layer, etching a gate recess in the insulator layer, cleaning the gate recess using a chemical cleaning process, and forming a gate over the gate recess. The gate recess comprises a plurality of straight sections and a plurality of connecting sections. Each straight section lies between a source finger and an adjacent drain finger and has a substantially uniform length along a direction of current flow of the semiconductor device. Each connecting section joins two adjacent straight sections and has at least a portion with a length greater than the substantially uniform length of the two adjacent straight sections.

[0006] In another aspect, a semiconductor device includes a III-N layer and a plurality of parallel conductive fingers on the III-N layer. The plurality of parallel conductive fingers includes a source bus and a drain bus, a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends, and a plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, wherein the drain fingers are interdigitated between the source fingers. The device further includes an insulator layer over the III-N layer, as well as a gate. The gate comprises a plurality of straight sections and a plurality of connecting sections. Each straight section lies between a source finger and an adjacent drain finger and has a substantially uniform length along a direction of current flow of the semiconductor device. Each connecting section joins two adjacent straight sections and has at least a portion with a length greater than the substantially uniform length of the two adjacent straight sections.

[0007] Devices and methods described herein may each include one or more of the following features. The connecting sections of the gate may curve continuously around a respective source finger end or drain finger end. Forming the III-N layer can include forming a III-N channel layer and a III-N barrier layer, wherein a compositional difference between the III-N channel layer and the III-N barrier layer causes a 2DEG channel to be induced in the III-N channel layer adjacent to the III-N barrier layer. Additionally, ions can be implanted into the III-N layer in one or more peripheral edge regions underneath the connecting sections of the gate recess, thereby causing the 2DEG channel not to be induced in the peripheral edge regions. Etching the gate recess can also include etching the gate recess, in one or more peripheral edge regions underneath the connecting sections of the gate recess, to a depth sufficient to cause the 2DEG channel not to be induced underneath the gate in the peripheral edge regions.

[0008] Etching the gate recess may include etching the gate recess to leave slanted sidewalls for the gate. The gate can be partially deposited prior to performing the chemical cleaning process and can be completely deposited after performing the chemical cleaning process. Forming the insulator layer may include forming a gate insulator layer over the III-N layer, an etch stop layer over the gate insulator layer, and an electrode defining layer over the etch stop layer. Etching the gate recess can include etching the gate recess, in an active region underneath the straight sections, to a depth into the etch stop layer. The gate insulator layer can comprise silicon nitride, the etch stop layer can comprise aluminum nitride, and the electrode defining layer can comprise silicon nitride. Each connecting section can be a curved section which curves around a respective source finger end or drain finger end.

[0009] The III-N layer can include a III-N channel layer and a III-N barrier layer, wherein a compositional difference between the III-N channel layer and the III-N barrier layer causes a 2DEG channel to be induced in the III-N channel layer adjacent to the III-N barrier layer. Devices may include ions implanted into one or more peripheral edge regions underneath the connecting sections of the gate, thereby causing the 2DEG channel not to be induced in the peripheral edge regions. The gate may comprise slanted sidewalls. A recess can be included in the insulator layer, and the gate may be in the recess.

[0010] A length of a portion of the recess beneath the plurality of connecting sections can be greater than a length of the recess in a direction of current flow beneath the plurality of straight sections. The insulator layer can include a gate insulator layer over the III-N layer, an etch stop layer over the gate insulator layer, and an electrode defining layer over the etch stop layer. The gate can be recessed, in an active region underneath the straight sections, to a depth into the etch stop layer.

[0011] The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.

Description of Drawings

[0012] FIG. 1 is an overhead view of an example of a conventional semiconductor device.

[0013] FIG. 2A is an overhead view of an example semiconductor device.

[0014] FIG. 2B is an isolated view of one of the drain fingers illustrating the shape of the gate as the gate winds around the drain finger.

[0015] FIGS. 3 and 4 are cross-sectional views of the device along the horizontal dashed line in FIGS. 2A-B.

[0016] FIGS. 5 and 6 are cross-sectional views of the device along the vertical dashed line in FIGS. 2A-B.

[0017] FIG. 7 is a cross-sectional view of the device of FIGS. 2A and 2B along the vertical dashed line with an optional modification.

[0018] FIG. 8 is a flow diagram of an example process for fabricating a semiconductor device.

[0019] FIG. 9 is an overhead view of another example semiconductor device.

[0020] FIGS. 10 and 11 are cross-sectional views along the vertical dashed line in FIG. 9.

[0021] FIGS. 12 and 13 are cross-sectional views along the horizontal dashed line in FIG. 9.

[0022] FIG. 14 is a cross-sectional view of the device of FIG. 9 along the vertical dashed line with an optional modification.

[0023] FIG. 15 is a graph of example I-V characteristics for a properly functioning device and an improperly functioning device.

[0024] Like reference symbols in the various drawings indicate like elements.

Detailed Description

[0025] FIG. 1 is an overhead view of an example of a conventional semiconductor device 100. The device 100 includes a source bus 16, a drain bus 17, and a number of parallel conductive fingers 14 and 15.

[0026] The source bus 16 is coupled to a number of source fingers 14. The source fingers 14 extend from the source bus 16 towards the drain bus 17. The drain bus 17 is coupled to a number of drain fingers 15. The drain fingers 15 extend from the drain bus 17 towards the source bus 16. The drain fingers 15 are interdigitated between the source fingers 14. A gate 11 wraps around each of the parallel conductive fingers 14 and 15. The source bus 16 is electrically isolated from the drain bus 17 by the gate 11 while the device 100 is biased off (i.e., when the gate 11 is biased relative to the source 14/16 at a voltage which is less than the threshold voltage of the device 100).

[0027] In operation, applying a voltage to the gate 11 relative to the source 14/16 can turn the device on and off, thereby allowing current to flow, or blocking current from flowing, from the source fingers 14 to the drain fingers 15. Electron current flows from each source finger 14 in two directions to the two drain fingers 15 adjacent the source finger 14 (except for any source and/or drain fingers at the edges of the device 100, each of which only has 1 adjacent drain/source finger).

[0028] The device 100 includes an active region 18 through which current flows. The active region 18 is defined by the region where the gate 11 is adjacent to the source fingers 14. The device 100 also includes a non-active region, e.g., a peripheral edge region 19, in which current does not typically flow and/or only flows in small amounts. In the peripheral edge region 19, the segments of the active gate portions (e.g., the segments that are closest to their respective source fingers) are connected to one another.

[0029] Fabricating the device 100 can include etching a recess for the gate 11 into an insulator layer on top of the device. Prior to depositing the gate 11 into the recess, a chemical cleaning process can performed, e.g., by flushing a solvent into the recess and over the rest of the device, and then rinsing the recess and the rest of the device with deionized water. The cleaning process can result in residue and/or water marks in the recess in the peripheral edge region 19, which consequently can cause the gate metal in the peripheral edge region 19 to delaminate. Delamination of the gate metal can result in the channel beneath the gate in the delaminated regions not fully pinching off when the device is biased off, thereby causing increased off state current leakage in the device 100, e.g., gate to drain leakage and/or source to drain leakage. Alternatively, the channel beneath the gate in the delaminated regions may pinch off at a substantially lower gate voltage than the rest of the device, which can either cause increased off state current leakage or cause a decrease in the device threshold voltage. A much higher level of gate metal delamination tends to occur in the peripheral edge region 19, where the gate curves around the edge of the source and drain fingers, as compared to in the active region 18, where the gate 11 is straight and runs parallel to the source fingers 14. In some cases, no substantial amount of gate metal delamination occurs in the active region 18, while some delamination occurs in the peripheral edge region 19.

[0030] FIG. 2A is an overhead view of an example semiconductor device 200. Similar to the device 100 of FIG. 1, the device 200 includes a source bus 26, a drain bus 27, a number of source fingers 24, a number of drain fingers 25, and a gate 21. The device 200 includes an active region 28 and a peripheral edge region 29.

[0031] FIG. 2B is an isolated view of one of the drain fingers 25 illustrating the shape of the gate 21 as the gate winds around the drain finger 25. The gate 21 includes straight sections 21a-b that run parallel to the drain finger 25. The gate 21 also includes a curved connecting section 21c that curves around an end 25a of the drain finger and joins the straight sections 21a-b.

[0032] The straight sections 21a-b, which are generally located in the active region 28 of the device 200, have a substantially uniform length along the horizontal dashed line 22, i.e., along the direction of current flow during operation of the semiconductor device. The connecting section 21c, which is generally located in the peripheral edge region 29 of the device 200, has at least a portion with a length (e.g., along the vertical dashed line 23, which could be considered a width) greater than the length of the straight sections 21a-b. As seen in FIG. 2B, the connecting section of the gate 21c includes a first edge proximal to the adjacent drain (or source) finger and a second edge opposite the first edge, and the direction in which the length of the gate 21 is measured is a direction substantially perpendicular to the first and second edge. In some implementations, the curved connecting section 21c curves continuously from one straight section 21a to the other 21b. The length of the curved section 21c (i.e., the length along a direction substantially perpendicular to the first and second edges) can expand gradually to an intermediate point between the straight sections 21a-b.

[0033] The device 200 performance can be affected by the gate length of the straight sections 21a-b in the active region 28, where current flows, but is typically not affected by the gate length (i.e., the length along a direction substantially perpendicular to the first and second edges) of the curved section 21c in the non-active peripheral edge regions 29, through which current does not typically flow. Thus, expanding the gate 21 in the curved connecting section 21c in the non-active peripheral edge regions 29 of the device need not increase the footprint of the device or degrade device performance.

[0034] Expanding the gate 21 in the curved connecting section 21c can be useful, e.g., so that a chemical cleaning process can be used in a gate recess without resulting in residue or watermarks in the gate recess. Alternatively, expanding the gate 21 in the curved section 21c may cause a reduction in residue or watermarks in the gate recess in the curved section 21c. This can prevent the gate metal from delaminating in the non-active peripheral edge regions 29 and result in a reduction in device leakage and an increase in wafer yield.

[0035] FIGS. 3 and 4 are cross-sectional views of the device 200 along the horizontal dashed line 22 in FIGS. 2A-B. FIG. 3 is a cross-sectional view of the device 200 in the active region 28 prior to depositing the gate 21 in a gate recess 31. FIG. 4 is a cross-section view of the device 200 after depositing the gate 21.

[0036] The device 200 includes the source finger 24, the gate 21, and the drain finger 25 in the active region 28. The device 200 includes a substrate 30, e.g., a silicon substrate. The device 200 also includes a III-N layer including a III-N channel layer 32 and a III-N barrier layer 34. A conductive 2DEG channel 33 is induced in the channel layer 32 due to a compositional difference between the channel layer 32 and the barrier layer 34. Source and drain fingers 24 and 25 electrically contact the 2DEG channel 33.

[0037] As used in this document, the terms III-Nitride or III-N materials, layers, devices, and structures refer to a material, device, or structure comprised of a compound semiconductor material according to the stoichiometric formula B_wAl_xIn_yGa_zN, where w+x+y+z is about 1, and w, x, y, and z are each greater than or equal to zero and less than or equal to 1. In a III-Nitride or III-N device, the conductive channel can be partially or entirely contained within a III-N material layer.

[0038] The device includes an insulator layer over the III-N layers, and the insulator layer can include a gate insulator layer 36 (for example silicon nitride deposited by MOCVD), an etch stop layer 37 (for example aluminum nitride), and an electrode defining layer 38 (for example silicon nitride deposited by PECVD). The etch stop layer 37 can optionally be omitted, and/or the entire stack of insulator layers 36, 37, and 38 can optionally be formed of a single material as a single insulator layer. The insulator layer can be a passivation layer, preventing or suppressing dispersion by preventing or suppressing voltage fluctuations at the uppermost III-N surface.

[0039] The gate recess 31 is etched into the insulator layer to a depth up to the etch stop layer 37, or may optionally be etched through the entirety of the insulator layer to exposed a surface of the underlying III-N material (not shown). In other implementations, the recess may also extend into the underlying III-N material (also not shown). As indicated in FIG. 3, the gate recess 31 has a length L1. The gate recess 31 can have slanted sidewalls in the electrode defining layer 38 so that the gate 21 can be formed in the gate recess 31 with slanted sidewalls. The slanted sidewalls can be useful, e.g., as a field plate to shape the electric field in the device 200 in such a way that reduces the peak electric field and increases the device breakdown voltage, thereby allowing for higher voltage operation.

[0040] FIGS. 5 and 6 are cross-sectional views of the device 200 along the vertical dashed line 23 in FIGS. 2A-B. FIG. 5 is a cross-sectional view of the device 200 in the non-active peripheral edge region 29 prior to depositing the gate 21 in the portion of the gate recess 51 in the non-active peripheral edge region 29. FIG. 6 is a cross-section view of the device 200 in the non-active peripheral edge region 29 after depositing the gate 21. As indicated in FIG. 5, the gate recess 51 in the non-active peripheral edge region 29 has a length L2 which is greater than the length L1 of the gate recess 31 in the active region 28 as illustrated in FIG. 3. The gate recess 51 in the non-active peripheral edge region 29 can also have slanted sidewalls.

[0041] FIG. 7 is a cross-sectional view of the device 200 along the vertical dashed line 23 with an optional modification. As modified, ions are implanted into the device in portion 70 of peripheral edge region 29, such that there is no 2DEG channel in peripheral edge region 29. The ions can be, e.g., argon ions. This can serve to electrically isolate adjacent devices on a wafer from one another or to further reduce gate leakage in the device. Another way to accomplish that effect is to etch the gate recess to a depth through the 2DEG channel in the peripheral edge region 29.

[0042] FIG. 8 is a flow diagram of an example process 800 for fabricating a semiconductor device. The process 800 can be used, e.g., to fabricate the device 200 of FIG. 2A.

[0043] A III-N layer is formed on a substrate (802). The substrate can be a silicon wafer. The III-N layer can be formed by either directly growing the III-N layer on the substrate, or alternatively by growing the III-N layer or parts of the III-N layer on a first substrate, detaching the III-N layer from the first substrate, and bonding the III-N layer to the substrate. Forming the III-N layer can include using any appropriate deposition process.

[0044] Parallel conductive fingers are formed on the III-N layer (804). A source bus and a drain bus are added, or are optionally formed at the same time as the source and drain fingers. The conductive fingers include source fingers, which extend from the source bus towards the drain bus to a source finger end, and drain fingers, which are coupled to the drain bus and extend from the drain bus towards the source bus to a drain finger end. The drain fingers are interdigitated between the source fingers.

[0045] In some implementations, ions are implanted into the III-N layer in one or more peripheral edge regions underneath the curved sections of the gate recess, causing the 2DEG channel not be induced in the peripheral edge regions. The ions may be implanted prior to forming the source and drain bus and/or before forming the source and drain fingers. An insulator layer is formed over the III-N layer, and optionally over the parallel conductive fingers (806).

[0046] A gate recess is etched into the insulator layer (808). Any appropriate etching process can be used. Typically a resist pattern is used so that the gate recess includes straight sections and curved connecting sections. Each straight section lies between a source finger and an adjacent drain finger and has a substantially uniform length. Each curved connecting section joins two adjacent straight sections and curves around a source finger end or a drain finger end, e.g., curves continuously.

[0047] In some implementations, the gate recess is etched, in one or more peripheral edge regions underneath the curved connecting sections of the gate recess, to a depth sufficient to cause the 2DEG channel not to be induced in the peripheral edge regions beneath the gate. In some implementations, the gate recess is etched to leave slanted sidewalls for the gate.

[0048] A chemical cleaning process is performed (810). A solvent can be flushed into the gate recess and then deionized water can be used to rinse the gate recess. A gate is formed in the gate recess (812). In some implementations, the gate is partially deposited prior to performing the chemical cleaning process and completed after performing the chemical cleaning process.

[0049] FIG. 9 is a plan view (overhead view) of another example semiconductor device 900. FIGS. 10 and 11 are cross-sectional views along the vertical dashed line 923 in FIG. 9, and FIGS. 12 and 13 are cross-sectional views along the horizontal dashed line 922 in FIG. 9. FIG. 10 is a cross-sectional view of the device 900 in the non-active peripheral edge region 29 prior to depositing the gate 921 in the portion of the gate recess 951 in the non-active peripheral edge region 29 of device 900. FIG. 11 is a cross-section view of the device 900 in the non-active peripheral edge region 29 after depositing the gate 921. FIG. 12 is a cross-sectional view of the device 900 in the active region 28 prior to depositing the gate 921 in the portion of the gate recess 931 which is in the active region 28. FIG. 13 is a cross-section view of the device 900 in the active region 28 after depositing the gate 921. As indicated in FIG. 10, the gate recess 931 in the non-active peripheral edge region 29 has a length L1, which is substantially the same length as the gate recess 931 in the active region 28 (illustrated in FIG. 12). The gate recess 931 in the non-active peripheral edge region 29 can also have slanted sidewalls.

[0050] In the device 900 of FIGS. 9-13, water marks may still form in the recess in the peripheral edge region 29, since the recess has not been made wider in these regions. However, as seen in FIGS. 9, 11, and 13, the length L3 of the electrode 921 in a direction away from the drain in the peripheral edge region 29 is larger than the corresponding length L4 in the active region 28. In other words, although the recess 931 in the active region 28 has the same length L1 as the recess 951 in the peripheral edge region 29, a substantially larger percentage of the gate electrode 921 is outside the recess in the peripheral edge region 29 as compared to in the active region 28. This may also serve to prevent the delamination of the gate metal in the peripheral edge region 29, even if residue and/or watermarks are still present, thereby preventing an increase in off-state leakage currents and allowing the device to function properly.

[0051] FIG. 14 is a cross-sectional view of device 900 along the vertical dashed line 923 with an optional modification. As modified, ions are implanted into the device in portion 70 of peripheral edge region 29, such that there is no 2DEG channel in peripheral edge region 29. The ions can be, e.g., argon ions. This can serve to electrically isolate adjacent devices on a wafer from one another or to further reduce gate leakage in the device. Another way to accomplish that effect is to etch the gate recess to a depth through the 2DEG channel in the peripheral edge region 29.

[0052] FIG. 15 is a graph of current-voltage (I-V) characteristics 1501 and 1502 for two different transistors which are each designed to have a threshold voltage of about −25 V. The x-axis is the gate-source voltage V_gs, measured in Volts, and the y-axis is the drain-source current I_ds, measured in Amps. For these measurements, the drain-source voltage Vas was held constant. The device corresponding to curve 1501 exhibited no delamination of the gate electrode and functioned properly. As shown, I_dsremained small when V_gswas less than or equal to the threshold voltage and then increased when V_gswas greater than the threshold voltage. The device corresponding to curve 1502, on the other hand, exhibited some delamination of the gate electrode in the non-active peripheral edge region of the device and exhibited increased leakage currents at sub-threshold gate-source voltages. As shown, when V_gswas less than about −45 V, the device 1502 exhibited similar off-state leakage currents to the properly function device 1501. However, the off-state leakage current when V_gswas between −45 V and −25 V was substantially higher for the device corresponding to curve 1502 than that corresponding to curve 1501.

[0053] The inventors performed controlled experiments in which they fabricated a first set of devices with the structure shown in FIG. 1, a second set of devices with the structure shown in FIGS. 2-6, and a third set of devices with the structure shown in FIGS. 9-13. As compared to the first set of devices, a substantially smaller percentage of the second and third set of devices experienced increased subthreshold leakage currents in a manner similar to example curve 1502. Thus widening the gate electrode and optionally the gate recess in the peripheral edge regions of the device caused a substantial reduction in the number of devices exhibiting increased subthreshold leakage currents.

[0054] A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the techniques and devices described herein. For example, implanting ions into the non-active peripheral edge regions, as in FIGS. 7 and 14, may alleviate the need for widening the gate electrode and/or the gate recess in the peripheral edge regions of the device. Accordingly, other implementations are within the scope of the following claims.

Claims

What is claimed is:

1. A method of fabricating a semiconductor device, the method comprising:

forming a III-N layer on a substrate;

forming a plurality of parallel conductive fingers on the III-N layer, including forming:

a source bus and a drain bus;

a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends; and

a plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, wherein the drain fingers are interdigitated between the source fingers;

forming an insulator layer over the III-N layer;

etching a gate recess in the insulator layer, the gate recess comprising:

a plurality of straight sections, each straight section lying between a source finger and an adjacent drain finger and having a substantially uniform length along a direction of current flow of the semiconductor device;

a plurality of connecting sections, each connecting section joining two adjacent straight sections at joining points, each connecting section including a first edge proximal to a respective source finger end or drain finger end and a second edge opposite the first edge, wherein a length of the connecting section, measured in a direction substantially perpendicular to the first and second edges, gradually expands from a value of the substantially uniform length of the two adjacent straight sections at the joining points to a larger value at one or more intermediary points between the joining points;

cleaning the gate recess using a chemical cleaning process; and

forming a gate over the gate recess.

2. The method of claim 1, wherein each connecting section curves continuously around a respective source finger end or drain finger end.

3. The method of claim 1, wherein forming the III-N layer comprises forming a III-N channel layer and a III-N barrier layer, wherein a compositional difference between the III-N channel layer and the III-N barrier layer causes a 2DEG channel to be induced in the III-N channel layer adjacent to the III-N barrier layer.

4. The method of claim 3, comprising implanting ions into the III-N layer in one or more peripheral edge regions underneath the connecting sections of the gate recess, thereby causing the 2DEG channel not to be induced in the peripheral edge regions.

5. The method of claim 3, wherein etching the gate recess comprises etching the gate recess, in one or more peripheral edge regions underneath the connecting sections of the gate recess, to a depth sufficient to cause the 2DEG channel not to be induced under the gate in the peripheral edge regions.

6. The method of claim 1, wherein etching the gate recess comprises etching the gate recess to leave slanted sidewalls for the gate.

7. The method of claim 1, wherein forming the insulator layer comprises forming a gate insulator layer over the III-N layer, an etch stop layer over the gate insulator layer, and an electrode defining layer over the etch stop layer.

8. The method of claim 7, wherein etching the gate recess comprises etching the gate recess, in an active region underneath the straight sections, to a depth into the etch stop layer.

9. The method of claim 7, wherein the gate insulator layer comprises silicon nitride, the etch stop layer comprises aluminum nitride, and the electrode defining layer comprises silicon nitride.

10. The method of claim 1, wherein each connecting section is a curved section which curves around a respective source finger end or drain finger end.

11. A semiconductor device comprising:

a III-N layer;

a plurality of parallel conductive fingers on the III-N layer, including:

a source bus and a drain bus;

a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends; and

an insulator layer over the III-N layer; and

a gate comprising:

12. The semiconductor device of claim 11, wherein each connecting section curves continuously around a respective source finger end or drain finger end.

13. The semiconductor device of claim 11, wherein the III-N layer comprises a III-N channel layer and a III-N barrier layer, wherein a compositional difference between the III-N channel layer and the III-N barrier layer causes a 2DEG channel to be induced in the III-N channel layer adjacent to the III-N barrier layer.

14. The semiconductor device of claim 13, wherein ions are implanted into one or more peripheral edge regions underneath the connecting sections of the gate, thereby causing the 2DEG channel not to be induced in the peripheral edge regions.

15. The semiconductor device of claim 13, wherein the gate is recessed, in one or more peripheral edge regions underneath the connecting sections of the gate, to a depth sufficient to cause the 2DEG channel not to be induced under the connecting sections of the gate in the peripheral edge regions.

16. The semiconductor device of claim 11, wherein the gate comprises slanted sidewalls.

17. The semiconductor device of claim 11, further comprising a recess in the insulator layer, wherein the gate is in the recess.

18. The semiconductor device of claim 17, wherein a length of a portion of the recess beneath the plurality of connecting sections is greater than a length of the recess in a direction of current flow beneath the plurality of straight sections.

19. The semiconductor device of claim 11, wherein the insulator layer comprises a gate insulator layer over the III-N layer, an etch stop layer over the gate insulator layer, and an electrode defining layer over the etch stop layer.

20. The semiconductor device of claim 19, wherein the gate is recessed, in an active region underneath the straight sections, to a depth into the etch stop layer.

21. The semiconductor device of claim 19, wherein the gate insulator layer comprises silicon nitride, the etch stop layer comprises aluminum nitride, and the electrode defining layer comprises silicon nitride.

22. The semiconductor device of claim 11, wherein each connecting section is a curved section which curves around a respective source finger end or drain finger end.

Patent Citations (308)

Patent	Date	Inventor	Cited By
US4300091(A)	1981-11-01	Schade, Jr.	Applicant
US4532439(A)	1985-07-01	Koike	Applicant
US4645562(A)	1987-02-01	Liao et al.	Applicant
US4665508(A)	1987-05-01	Chang	Applicant
US4728826(A)	1988-03-01	Einzinger et al.	Applicant
US4821093(A)	1989-04-01	Iafrate et al.	Applicant
US4914489(A)	1990-04-01	Awano	Applicant
US5051618(A)	1991-09-01	Lou	Applicant
US5329147(A)	1994-07-01	Vo et al.	Applicant
US5618384(A)	1997-04-01	Chan et al.	Applicant
US5646069(A)	1997-07-01	Jelloian et al.	Applicant
US5663091(A)	1997-09-01	Yen et al.	Applicant
US5705847(A)	1998-01-01	Kashiwa et al.	Applicant
US5714393(A)	1998-02-01	Wild et al.	Applicant
US5909103(A)	1999-06-01	Williams	Applicant
US5998810(A)	1999-12-01	Hatano et al.	Applicant
US6008684(A)	1999-12-01	Ker et al.	Applicant
US6097046(A)	2000-08-01	Plumton	Applicant
US6100571(A)	2000-08-01	Mizuta et al.	Applicant
US6292500(B1)	2001-09-01	Kouchi et al.	Applicant
US6307220(B1)	2001-10-01	Yamazaki	Applicant
US6316793(B1)	2001-11-01	Sheppard et al.	Applicant
US6373082(B1)	2002-04-01	Ohno et al.	Applicant
US6429468(B1)	2002-08-01	Hsu et al.	Applicant
US6475889(B1)	2002-11-01	Ring	Applicant
US6486502(B1)	2002-11-01	Sheppard et al.	Applicant
US6504235(B2)	2003-01-01	Schmitz et al.	Applicant
US6515303(B2)	2003-02-01	Ring	Applicant
US6548333(B2)	2003-04-01	Smith	Applicant
US6552373(B2)	2003-04-01	Ando et al.	Applicant
US6580101(B2)	2003-06-01	Yoshida	Applicant
US6583454(B2)	2003-06-01	Sheppard et al.	Applicant
US6586781(B2)	2003-07-01	Wu et al.	Applicant
US6624452(B2)	2003-09-01	Yu et al.	Applicant
US6633195(B2)	2003-10-01	Baudelot et al.	Applicant
US6649497(B2)	2003-11-01	Ring	Applicant
US6727531(B1)	2004-04-01	Redwing et al.	Applicant
US6746938(B2)	2004-06-01	Uchiyama et al.	Applicant
US6777278(B2)	2004-08-01	Smith	Applicant
US6849882(B2)	2005-02-01	Chavarkar et al.	Applicant
US6867078(B1)	2005-03-01	Green et al.	Applicant
US6914273(B2)	2005-07-01	Ren et al.	Applicant
US6946739(B2)	2005-09-01	Ring	Applicant
US6979863(B2)	2005-12-01	Ryu	Applicant
US6982204(B2)	2006-01-01	Saxler et al.	Applicant
US7030428(B2)	2006-04-01	Saxler	Applicant
US7038252(B2)	2006-05-01	Saito et al.	Applicant
US7045404(B2)	2006-05-01	Sheppard et al.	Applicant
US7053413(B2)	2006-05-01	D'Evelyn et al.	Applicant
US7071498(B2)	2006-07-01	Johnson et al.	Applicant
US7078743(B2)	2006-07-01	Murata et al.	Applicant
US7084475(B2)	2006-08-01	Shelton et al.	Applicant
US7109552(B2)	2006-09-01	Wu	Applicant
US7125786(B2)	2006-10-01	Ring et al.	Applicant
US7126212(B2)	2006-10-01	Enquist et al.	Applicant
US7161194(B2)	2007-01-01	Parikh et al.	Applicant
US7169634(B2)	2007-01-01	Zhao et al.	Applicant
US7170111(B2)	2007-01-01	Saxler	Applicant
US7199640(B2)	2007-04-01	De Cremoux et al.	Applicant
US7217960(B2)	2007-05-01	Ueno et al.	Applicant
US7230284(B2)	2007-06-01	Parikh et al.	Applicant
US7238560(B2)	2007-07-01	Sheppard et al.	Applicant
US7250641(B2)	2007-07-01	Saito et al.	Applicant
US7253454(B2)	2007-08-01	Saxler	Applicant
US7265399(B2)	2007-09-01	Sriram et al.	Applicant
US7268375(B2)	2007-09-01	Shur et al.	Applicant
US7304331(B2)	2007-12-01	Saito et al.	Applicant
US7321132(B2)	2008-01-01	Robinson et al.	Applicant
US7326971(B2)	2008-02-01	Harris et al.	Applicant
US7332795(B2)	2008-02-01	Smith et al.	Applicant
US7364988(B2)	2008-04-01	Harris et al.	Applicant
US7375407(B2)	2008-05-01	Yanagihara et al.	Applicant
US7382001(B2)	2008-06-01	Beach	Applicant
US7388236(B2)	2008-06-01	Wu et al.	Applicant
US7419892(B2)	2008-09-01	Sheppard et al.	Applicant
US7429534(B2)	2008-09-01	Gaska et al.	Applicant
US7432142(B2)	2008-10-01	Saxler et al.	Applicant
US7436001(B2)	2008-10-01	Lee et al.	Applicant
US7449730(B2)	2008-11-01	Kuraguchi	Applicant
US7456443(B2)	2008-11-01	Saxler et al.	Applicant
US7465967(B2)	2008-12-01	Smith et al.	Applicant
US7465997(B2)	2008-12-01	Kinzer et al.	Applicant
US7482788(B2)	2009-01-01	Yang	Applicant
US7488992(B2)	2009-02-01	Robinson	Applicant
US7501669(B2)	2009-03-01	Parikh et al.	Applicant
US7501670(B2)	2009-03-01	Murphy	Applicant
US7508014(B2)	2009-03-01	Tanimoto	Applicant
US7544963(B2)	2009-06-01	Saxler	Applicant
US7547925(B2)	2009-06-01	Wong et al.	Applicant
US7548112(B2)	2009-06-01	Sheppard	Applicant
US7550781(B2)	2009-06-01	Kinzer et al.	Applicant
US7550783(B2)	2009-06-01	Wu et al.	Applicant
US7550784(B2)	2009-06-01	Saxler et al.	Applicant
US7566580(B2)	2009-07-01	Keller et al.	Applicant
US7566918(B2)	2009-07-01	Wu et al.	Applicant
US7573078(B2)	2009-08-01	Wu et al.	Applicant
US7592211(B2)	2009-09-01	Sheppard et al.	Applicant
US7598108(B2)	2009-10-01	Li et al.	Applicant
US7601993(B2)	2009-10-01	Hoshi et al.	Applicant
US7605017(B2)	2009-10-01	Hayashi et al.	Applicant
US7612363(B2)	2009-11-01	Takeda et al.	Applicant
US7612390(B2)	2009-11-01	Saxler et al.	Applicant
US7615774(B2)	2009-11-01	Saxler	Applicant
US7629627(B2)	2009-12-01	Mil'shtein et al.	Applicant
US7638818(B2)	2009-12-01	Wu et al.	Applicant
US7655962(B2)	2010-02-01	Simin et al.	Applicant
US7678628(B2)	2010-03-01	Sheppard et al.	Applicant
US7692263(B2)	2010-04-01	Wu et al.	Applicant
US7700973(B2)	2010-04-01	Shen et al.	Applicant
US7709269(B2)	2010-05-01	Smith et al.	Applicant
US7709859(B2)	2010-05-01	Smith et al.	Applicant
US7714360(B2)	2010-05-01	Otsuka et al.	Applicant
US7723739(B2)	2010-05-01	Takano et al.	Applicant
US7728356(B2)	2010-06-01	Suh et al.	Applicant
US7745851(B2)	2010-06-01	Harris	Applicant
US7755108(B2)	2010-07-01	Kuraguchi	Applicant
US7759699(B2)	2010-07-01	Beach	Applicant
US7759700(B2)	2010-07-01	Ueno et al.	Applicant
US7777252(B2)	2010-08-01	Sugimoto et al.	Applicant
US7777254(B2)	2010-08-01	Sato	Applicant
US7795622(B2)	2010-09-01	Kikkawa et al.	Applicant
US7795642(B2)	2010-09-01	Suh et al.	Applicant
US7811872(B2)	2010-10-01	Hoshi et al.	Applicant
US7812369(B2)	2010-10-01	Chini et al.	Applicant
US7834380(B2)	2010-11-01	Ueda et al.	Applicant
US7851825(B2)	2010-12-01	Suh et al.	Applicant
US7855401(B2)	2010-12-01	Sheppard et al.	Applicant
US7859014(B2)	2010-12-01	Nakayama et al.	Applicant
US7859020(B2)	2010-12-01	Kikkawa et al.	Applicant
US7859021(B2)	2010-12-01	Kaneko	Applicant
US7875537(B2)	2011-01-01	Suvorov et al.	Applicant
US7875907(B2)	2011-01-01	Honea et al.	Applicant
US7875910(B2)	2011-01-01	Sheppard et al.	Applicant
US7875914(B2)	2011-01-01	Sheppard	Applicant
US7884394(B2)	2011-02-01	Wu et al.	Applicant
US7884395(B2)	2011-02-01	Saito	Applicant
US7892974(B2)	2011-02-01	Ring et al.	Applicant
US7893424(B2)	2011-02-01	Eichler et al.	Applicant
US7893500(B2)	2011-02-01	Wu et al.	Applicant
US7898004(B2)	2011-03-01	Wu et al.	Applicant
US7901994(B2)	2011-03-01	Saxler et al.	Applicant
US7906799(B2)	2011-03-01	Sheppard et al.	Applicant
US7915643(B2)	2011-03-01	Suh et al.	Applicant
US7915644(B2)	2011-03-01	Wu et al.	Applicant
US7919791(B2)	2011-04-01	Flynn et al.	Applicant
US7928475(B2)	2011-04-01	Parikh et al.	Applicant
US7932539(B2)	2011-04-01	Chen et al.	Applicant
US7935985(B2)	2011-05-01	Mishra et al.	Applicant
US7939391(B2)	2011-05-01	Suh et al.	Applicant
US7948011(B2)	2011-05-01	Rajan et al.	Applicant
US7955918(B2)	2011-06-01	Wu et al.	Applicant
US7955984(B2)	2011-06-01	Ohki	Applicant
US7956383(B2)	2011-06-01	Kuroda et al.	Applicant
US7960756(B2)	2011-06-01	Sheppard et al.	Applicant
US7961482(B2)	2011-06-01	Ribarich	Applicant
US7965126(B2)	2011-06-01	Honea et al.	Applicant
US7973335(B2)	2011-07-01	Okamoto et al.	Applicant
US7982242(B2)	2011-07-01	Goto	Applicant
US7985986(B2)	2011-07-01	Heikman et al.	Applicant
US7985987(B2)	2011-07-01	Kaneko	Applicant
US8039352(B2)	2011-10-01	Mishra et al.	Applicant
US8044380(B2)	2011-10-01	Lee	Applicant
US8049252(B2)	2011-11-01	Smith et al.	Applicant
US8076698(B2)	2011-12-01	Ueda et al.	Applicant
US8076699(B2)	2011-12-01	Chen et al.	Applicant
US8093606(B2)	2012-01-01	Sonobe et al.	Applicant
US8110425(B2)	2012-02-01	Yun	Applicant
US8114717(B2)	2012-02-01	Palacios et al.	Applicant
US8153515(B2)	2012-04-01	Saxler	Applicant
US8174048(B2)	2012-05-01	Beach	Applicant
US8178900(B2)	2012-05-01	Kurachi et al.	Applicant
US8223458(B2)	2012-07-01	Mochizuki et al.	Applicant
US8237196(B2)	2012-08-01	Saito	Applicant
US8237198(B2)	2012-08-01	Wu et al.	Applicant
US8264003(B2)	2012-09-01	Herman	Applicant
US8361816(B2)	2013-01-01	Lee et al.	Applicant
US8363437(B2)	2013-01-01	Wang et al.	Applicant
US8389975(B2)	2013-03-01	Kikuchi et al.	Applicant
US8389977(B2)	2013-03-01	Chu et al.	Applicant
US8390000(B2)	2013-03-01	Chu et al.	Applicant
US8404042(B2)	2013-03-01	Mizuhara et al.	Applicant
US8431960(B2)	2013-04-01	Beach et al.	Applicant
US8455885(B2)	2013-06-01	Keller et al.	Applicant
US8471267(B2)	2013-06-01	Hayashi et al.	Applicant
US8476125(B2)	2013-07-01	Khan et al.	Applicant
US8492779(B2)	2013-07-01	Lee	Applicant
US8502323(B2)	2013-08-01	Chen	Applicant
US8519438(B2)	2013-08-01	Mishra et al.	Applicant
US8525231(B2)	2013-09-01	Park et al.	Applicant
US8530904(B2)	2013-09-01	Treu et al.	Applicant
US8598937(B2)	2013-12-01	Lal et al.	Applicant
US8603880(B2)	2013-12-01	Yamada	Applicant
US8614460(B2)	2013-12-01	Matsushita	Applicant
US8652948(B2)	2014-02-01	Horie et al.	Applicant
US8674407(B2)	2014-03-01	Ando et al.	Applicant
US8698198(B2)	2014-04-01	Kuraguchi	Applicant
US8716141(B2)	2014-05-01	Dora et al.	Applicant
US8742460(B2)	2014-06-01	Mishra et al.	Applicant
US8772832(B2)	2014-07-01	Boutros	Applicant
US8785305(B2)	2014-07-01	Ramdani	Applicant
US8803246(B2)	2014-08-01	Wu et al.	Applicant
US2003/0006437(A1)	2003-01-01	Mizuta et al.	Applicant
US2003/0030056(A1)	2003-02-01	Callaway, Jr.	Applicant
US2003/0194656(A1)	2003-10-01	Kudo	Examiner
US2004/0119067(A1)	2004-06-01	Weeks, Jr. et al.	Applicant
US2005/0133816(A1)	2005-06-01	Fan et al.	Applicant
US2005/0189559(A1)	2005-09-01	Saito et al.	Applicant
US2006/0076677(A1)	2006-04-01	Daubenspeck et al.	Applicant
US2006/0145189(A1)	2006-07-01	Beach	Applicant
US2006/0189109(A1)	2006-08-01	Fitzgerald	Applicant
US2006/0202272(A1)	2006-09-01	Wu et al.	Applicant
US2006/0226442(A1)	2006-10-01	Zhang et al.	Applicant
US2007/0018199(A1)	2007-01-01	Sheppard et al.	Applicant
US2007/0045670(A1)	2007-03-01	Kuraguchi	Applicant
US2007/0128743(A1)	2007-06-01	Huang et al.	Applicant
US2007/0131968(A1)	2007-06-01	Morita et al.	Applicant
US2007/0145417(A1)	2007-06-01	Brar et al.	Applicant
US2007/0205433(A1)	2007-09-01	Parikh et al.	Applicant
US2007/0210329(A1)	2007-09-01	Goto	Applicant
US2007/0228477(A1)	2007-10-01	Suzuki et al.	Applicant
US2007/0249119(A1)	2007-10-01	Saito	Applicant
US2007/0295985(A1)	2007-12-01	Weeks, Jr. et al.	Applicant
US2008/0073670(A1)	2008-03-01	Yang et al.	Applicant
US2008/0272397(A1)	2008-11-01	Koudymov et al.	Applicant
US2008/0308813(A1)	2008-12-01	Suh et al.	Applicant
US2009/0045438(A1)	2009-02-01	Inoue et al.	Applicant
US2009/0050936(A1)	2009-02-01	Oka	Applicant
US2009/0072269(A1)	2009-03-01	Suh et al.	Applicant
US2009/0075455(A1)	2009-03-01	Mishra	Applicant
US2009/0085065(A1)	2009-04-01	Mishra et al.	Applicant
US2009/0140262(A1)	2009-06-01	Ohki et al.	Applicant
US2010/0044752(A1)	2010-02-01	Marui	Examiner
US2010/0065923(A1)	2010-03-01	Charles et al.	Applicant
US2010/0133506(A1)	2010-06-01	Nakanishi et al.	Applicant
US2010/0203234(A1)	2010-08-01	Anderson et al.	Applicant
US2010/0219445(A1)	2010-09-01	Yokoyama et al.	Applicant
US2011/0012110(A1)	2011-01-01	Sazawa et al.	Applicant
US2011/0049526(A1)	2011-03-01	Chu	Examiner
US2012/0217512(A1)	2012-08-01	Renaud	Applicant
US2012/0267637(A1)	2012-10-01	Jeon et al.	Applicant
US2013/0056744(A1)	2013-03-01	Mishra et al.	Applicant
US2013/0328061(A1)	2013-12-01	Chu et al.	Applicant
US2014/0084346(A1)	2014-03-01	Tajiri	Applicant
US2014/0099757(A1)	2014-04-01	Parikh et al.	Applicant
US2014/0231875(A1)	2014-08-01	Takatani	Examiner
US2014/0264370(A1)	2014-09-01	Keller et al.	Applicant
US2014/0264455(A1)	2014-09-01	Keller et al.	Applicant
CN1596477	2005-03-01		Applicant
CN1748320	2006-03-01		Applicant
CN101107713	2008-01-01		Applicant
CN101312207	2008-11-01		Applicant
CN101897029	2010-11-01		Applicant
CN102017160	2011-04-01		Applicant
CN103477543	2013-12-01		Applicant
CN103493206	2014-01-01		Applicant
EP1998376	2008-12-01		Applicant
EP2188842	2010-05-01		Applicant
JP9-306926	1997-11-01		Applicant
JP11-224950	1999-08-01		Applicant
JP2000-058871	2000-02-01		Applicant
JP2003-229566	2003-08-01		Applicant
JP2003-244943	2003-08-01		Applicant
JP2004-253620	2004-09-01		Applicant
JP2004-260114	2004-09-01		Applicant
JP2006-032749	2006-02-01		Applicant
JP2006-033723	2006-02-01		Applicant
JP2007-036218	2007-02-01		Applicant
JP2007-505501	2007-03-01		Applicant
JP2007-215331	2007-08-01		Applicant
JP2008-091699	2008-04-01		Applicant
JP2008-199771	2008-08-01		Applicant
JP2008-243848	2008-10-01		Applicant
JP2009-503815	2009-01-01		Applicant
JP2009-524242	2009-06-01		Applicant
JP2010-087076	2010-04-01		Applicant
JP2010-525023	2010-07-01		Applicant
JP2010-539712	2010-12-01		Applicant
KR2011-0033584	2011-03-01		Applicant
TW200924068	2009-06-01		Applicant
TW200924201	2009-06-01		Applicant
TW200947703	2009-11-01		Applicant
TW201010076	2010-03-01		Applicant
TW201027759	2010-07-01		Applicant
TW201027912	2010-07-01		Applicant
TW201036155	2010-10-01		Applicant
TW201322443	2013-06-01		Applicant
WO2004/070791	2004-08-01		Applicant
WO2004/098060	2004-11-01		Applicant
WO2005/036749	2005-04-01		Applicant
WO2005/070007	2005-08-01		Applicant
WO2005/070009	2005-08-01		Applicant
WO2006/114883	2006-11-01		Applicant
WO2007/077666	2007-07-01		Applicant
WO2007/108404	2007-09-01		Applicant
WO2008/120094	2008-10-01		Applicant
WO2009/036181	2009-03-01		Applicant
WO2009/036266	2009-03-01		Applicant
WO2009/039028	2009-03-01		Applicant
WO2009/039041	2009-03-01		Applicant
WO2009/076076	2009-06-01		Applicant
WO2009/132039	2009-10-01		Applicant
WO2010/039463	2010-04-01		Applicant
WO2010/068554	2010-06-01		Applicant
WO2010/090885	2010-08-01		Applicant
WO2010/132587	2010-11-01		Applicant
WO2011/031431	2011-03-01		Applicant
WO2011/072027	2011-06-01		Applicant
WO2013/052833	2013-04-01		Applicant

Non-Patent Literature (106)

Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076030, mailed Mar. 23, 2009, 10 pages.Applicant
Authorized officer Yolaine Cussac, International Preliminary Report on Patentability in PCT/US2008/076030, Mar. 25, 2010, 5 pages.Applicant
Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076079, mailed Mar. 20, 2009, 11 pages.Applicant
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2008/076079, mailed Apr. 1, 2010, 6 pages.Applicant
Authorized officer Kean Hyeong Kim, International Search Report and Written Opinion in PCT/US2008/076160 mailed Mar. 18, 2009, 11 pages.Applicant
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2008/076160, mailed Mar. 25, 2010, 6 pages.Applicant
Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076199, mailed Mar. 24, 2009, 11 pages.Applicant
Authorized officer Dorothée Mülhausen, International Preliminary Report on Patentability in PCT/US2008/076199, mailed Apr. 1, 2010, 6 pages.Applicant
Authorized officer Keon Hyeong Kim, International Search Report and Written Opinion in PCT/US2008/085031, mailed Jun. 24, 2009, 11 pages.Applicant
Authorized officer Yolaine Cussac, International Preliminary Report on Patentability in PCT/US2008/085031, mailed Jun. 24, 2010, 6 pages.Applicant
Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2009/041304, mailed Dec. 18, 2009, 13 pages.Applicant
Authorized officer Dorothée Mülhausen, International Preliminary Report on Patentability, in PCT/US2009/041304, mailed Nov. 4, 2010, 8 pages.Applicant
Authorized officer Sung Hee Kim, International Search Report and the Written Opinion in PCT/US2009/057554, mailed May 10, 2010, 13 pages.Applicant
Authorized Officer Gijsbertus Beijer, International Preliminary Report on Patentability in PCT/US2009/057554, mailed Mar. 29, 2011, 7 pages.Applicant
Authorized officer Cheon Whan Cho, International Search Report and Written Opinion in PCT/US2009/066647, mailed Jul. 1, 2010, 16 pages.Applicant
Authorized officer Athina Nikitas-Etienne, International Preliminary Report on Patentability in PCT/US2009/066647, mailed Jun. 23, 2011, 12 pages.Applicant
Authorized officer Sung Chan Chung, International Search Report and Written Opinion for PCT/US2010/021824, mailed Aug. 23, 2010, 9 pages.Applicant
Authorized officer Beate Giffo-Schmitt, International Preliminary Report on Patentability in PCT/US2010/021824, mailed Aug. 18, 2011, 6 pages.Applicant
Authorized officer Sang Ho Lee, International Search Report and Written Opinion in PCT/US2010/034579, mailed Dec. 24, 2010, 9 pages.Applicant
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/034579, mailed Nov. 24, 2011, 7 pages.Applicant
Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2010/046193, mailed Apr. 26, 2011, 13 pages.Applicant
Authorized officer Philippe Bécamel, International Preliminary Report on Patentability in PCT/US2010/046193, mailed Mar. 8, 2012, 10 pages.Applicant
Authorized officer Sang Ho Lee, International Search Report and Written Opinion in PCT/US2010/059486, mailed Jul. 26, 2011, 9 pages.Applicant
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/059486, mailed Jun. 21, 2012, 6 pages.Applicant
Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2011/063975, mailed May 18, 2012, 8 pages.Applicant
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2011/063975, mailed Jun. 27, 2013, 5 pages.Applicant
Authorized officer Sang-Taek Kim, International Search Report and Written Opinion in PCT/US2011/061407, mailed May 22, 2012, 10 pages.Applicant
Authorized officer Lingfei Bai, International Preliminary Report on Patentability in PCT/US2011/061407, mailed Jun. 6, 2013, 7 pages.Applicant
Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2012/023160, mailed May 24, 2012, 9 pages.Applicant
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2012/023160, mailed Aug. 15, 2013, 6 pages.Applicant
Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2012/027146, mailed Sep. 24, 2012, 12 pages.Applicant
Authorized officer Athina Nickitas-Etienne, International Preliminary Report on Patentability in PCT/US2012/027146, mailed Sep. 19, 2013, 9 pages.Applicant
Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2013/035837, mailed Jul. 30, 2013, 9 pages.Applicant
Authorized officer Agnes Wittmann-Regis, International Preliminary Report on Patentability in PCT/US2013/035837, mailed Oct. 23, 2014, 6 pages.Applicant
Authorized officer Sang Won Choi, International Search Report and Written Opinion in PCT/US2013/048275, mailed Oct. 14, 2013, 17 pages.Applicant
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2013/048275, mailed Jan. 8, 2015, 14 pages.Applicant
Authorized officer Hye Lyun Park, International Search Report and Written Opinion in PCT/US2013/050914, mailed Oct. 18, 2013, 11 pages.Applicant
Authorized officer Yukari Nakamura, International Preliminary Report on Patentability in PCT/US2013/050914, mailed Jan. 29, 2015, 8 pages.Applicant
Authorized officer Sang Won Choi, International Search Report and Written Opinion in PCT/US2013/024470, mailed May 27, 2013, 12 pages.Applicant
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2013/024470, mailed Aug. 14, 2014, 9 pages.Applicant
Authorized officer June Young Son, International Search Report and Written Opinion in PCT/US2014/016298, mailed May 23, 2014, 15 pages.Applicant
Authorized officer Kihwan Moon, International Preliminary Report on Patentability in PCT/US2014/016298, mailed Aug. 27, 2015, 12 pages.Applicant
Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2014/027523, mailed Jul. 30, 2014, 14 pages.Applicant
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2014/027523, mailed Sep. 24, 2015, 11 pages.Applicant
Authorized officer June Young Son, International Search Report and Written Opinion in PCT/US2014/024191, mailed Aug. 7, 2014, 11 pages.Applicant
Authorized officer Kihwan Moon, International Preliminary Report on Patentability in PCT/US2014/024191, mailed Sep. 24, 2015, 8 pages.Applicant
Authorized officer June Young Son, International Search Report and Written Opinion in PCT/US2014/046030, mailed Oct. 21, 2014, 12 pages.Applicant
Authorized officer Agnès Wittmann-Regis, International Preliminary Report on Patentability in PCT/US2014/046030, mailed Jan. 28, 2016, 9 pages.Applicant
European Search Report in Application No. 10 81 5813.0, mailed Mar. 12, 2013, 9 pages.Applicant
Search Report and Action in TW Application No. 098132132, issued Dec. 6, 2012, 8 pages.Applicant
Search Report and Action in TW Application No. 098141930, issued Jul. 10, 2014, 7 pages.Applicant
Chinese First Office Action for Application No. 200880120050.6, Aug. 2, 2011, 10 pages.Applicant
Chinese First Office Action for Application No. 200980114639.X, May 14, 2012, 13 pages.Applicant
Ando et al., “10-W/mm AlGaN—GaN HFET with a Field Modulating Plate,” IEEE Electron Device Letters, 2003, 24(5):289-291.Applicant
Arulkumaran et al., “Enhancement of Breakdown Voltage by AlN Buffer Layer Thickness in AlGaN/GaN High-electron-mobility Transistors on 4 in. Diameter Silicon,” Applied Physics Letters, 2005, 86:123503-1-3.Applicant
Arulkumaran et al. “Surface Passivation Effects on AlGaN/GaN High-Electron-Mobility Transistors with SiO2, Si3N4, and Silicon Oxynitride,” Applied Physics Letters, 2004, 84(4):613-615.Applicant
Barnett and Shinn, “Plastic and Elastic Properties of Compositionally Modulated Thin Films,” Annu. Rev. Mater. Sci., 1994, 24:481-511.Applicant
Chen et al., “High-performance AlGaN/GaN Lateral Field-effect Rectifiers Compatible with High Electron Mobility Transistors,” Applied Physics Letters, 2008, 92, 253501-1-3.Applicant
Cheng et al., “Flat GaN Epitaxial Layers Grown on Si(111) by Metalorganic Vapor Phase Epitaxy Using Step-graded AlGaN Intermediate Layers,” Journal of Electronic Materials, 2006, 35(4):592-598.Applicant
Coffie, “Characterizing and Suppressing DC-to-RF Dispersion in AlGaN/GaN High Electron Mobility Transistors,” 2003, PhD Thesis, University of California, Santa Barbara, 169 pages.Applicant
Coffie et al., “Unpassivated p-GaN/AlGaN/GaN HEMTs with 7.1 W/mm at 10 GhZ,” Electronic Letters, 2003, 39(19):1419-1420.Applicant
Chu et al., “1200-V Normally Off GaN-on-Si Field-effect Transistors with Low Dynamic On-Resistance,” IEEE Electron Device Letters, 2011, 32(5):632-634.Applicant
Dora et al., “High Breakdown Voltage Achieved on AlGaN/GaN HEMTs with Integrated Slant Field Plates,” IEEE Electron Device Letters, 2006, 27(9):713-715.Applicant
Dora et al., “ZrO2 Gate Dielectrics Produced by Ultraviolet Ozone Oxidation for GaN and AlGaN/GaN Transistors,” J. Vac. Sci. Technol. B, 2006, 24(2)575-581.Applicant
Dora, “Understanding Material and Process Limits for High Breakdown Voltage AlGaN/GaN HEMTs,” PhD Thesis, University of California, Santa Barbara, Mar. 2006, 157 pages.Applicant
Fanciulli et al., “Structural and Electrical Properties of HfO2 Films Grown by Atomic Layer Deposition on Si, Ge, GaAs and GaN,” Mat. Res. Soc. Symp. Proc., 2004, vol. 786, 6 pages.Applicant
Green et al., “The Effect of Surface Passivation on the Microwave Characteristics of Undoped AlGaN/GaN HEMT's,” IEEE Electron Device Letters, 2000, 21(6):268 270.Applicant
Gu et al., “AlGaN/GaN MOS Transistors using Crystalline ZrO2 as Gate Dielectric,” Proceedings of SPIE, 2007, vol. 6473, 64730S-1-8.Applicant
Higashiwaki et al. “AlGaN/GaN Heterostructure Field-Effect Transistors on 4H-SiC Substrates with Current-Gain Cutoff Frequency of 190 GHz,” Applied Physics Express, 2008, 021103-1-3.Applicant
Hwang et al., “Effects of a Molecular Beam Epitaxy Grown AlN Passivation Layer on AlGaN/GaN Heterojunction Field Effect Transistors,” Solid-State Electronics, 2004, 48:363-366.Applicant
Im et al., “Normally Off GaN MOSFET Based on AlGaN/GaN Heterostructure with Extremely High 2DEG Density Grown on Silicon Substrate,” IEEE Electron Device Letters, 2010, 31(3):192-194.Applicant
Karmalkar and Mishra, “Enhancement of Breakdown Voltage in AlGaN/GaN High Electron Mobility Transistors Using a Field Plate,” IEEE Transactions on Electron Devices, 2001, 48(8):1515-1521.Applicant
Karmalkar and Mishra, “Very High Voltage AlGaN/GaN High Electron Mobility Transistors Using a Field Plate Deposited on a Stepped Insulator,” Solid-State Electronics, 2001, 45:1645-1652.Applicant
Keller et al., “GaN-GaN Junctions with Ultrathin AlN Interlayers: Expanding Heterojunction Design,” Applied Physics Letters, 2002, 80(23):4387-4389.Applicant
Khan et al., “AlGaN/GaN Metal Oxide Semiconductor Heterostructure Field Effect Transistor,” IEEE Electron Device Letters, 2000, 21(2):63-65.Applicant
Kim, “Process Development and Device Characteristics of AlGaN/GaN HEMTs for High Frequency Applications,” PhD Thesis, University of Illinois at Urbana-Champaign, 2007, 120 pages.Applicant
Kumar et al., “High Transconductance Enhancement-mode AlGaN/GaN HEMTs on SiC Substrate,” Electronics Letters, 2003, 39(24):1758-1760.Applicant
Kuraguchi et al., “Normally-off GaN-MISFET with Well-controlled Threshold Voltage,” Phys. Stats. Sol., 2007, 204(6):2010-2013.Applicant
Lanford et al., “Recessed-gate Enhancement-mode GaN HEMT with High Threshold Voltage,” Electronic Letters, 2005, 41(7):449-450.Applicant
Lee et al., “Self-aligned Process for Emitter- and Base-regrowth GaN HBTs and BJTs,” Solid-State Electronics, 2001, 45:243-247.Applicant
Marchand et al., “Metalorganic Chemical Vapor Deposition on GaN on Si(111): Stress Control and Application to Filed-effect Transistors,” Journal of Applied Physics, 2001, 89(12):7846-7851.Applicant
Mishra et al., “AlGaN/GaN HEMTs—An Overview of Device Operation and Applications,” Proceedings of the IEEE, 2002, 90(6):1022-1031.Applicant
Nanjo et al., “Remarkable Breakdown Voltage Enhancement in AlGaN Channel High Electron Mobility Transistors,” Applied Physics Letters 92 (2008), 3 pages.Applicant
Napierala et al., “Selective GaN Epitaxy on Si(111) Substrates Using Porous Aluminum Oxide Buffer Layers,” Journal of the Electrochemical Society, 2006. 153(2):G125-G127, 4 pages.Applicant
Oka and Nozawa, “AlGaN/GaN Recessed MIS-gate HFET with High-threshold-voltage Normally-off Operation for Power Electronics Applications,” IEEE Electron Device Letters, 2008, 29(7):668-670.Applicant
Palacios et al., “AlGaN/GaN HEMTs with an InGaN-based Back-barrier,” Device Research Conference Digest, 2005, DRC '05 63rd, pp. 181-182.Applicant
Palacios et al., “AlGaN/GaN High Electron Mobility Transistors with InGaN Back-Barriers,” IEEE Electron Device Letters, 2006, 27(1):13-15.Applicant
Palacios et al., “Nitride-based High Electron Mobility Transistors with a GaN Spacer,” Applied Physics Letters, 2006, 89:073508-1-3.Applicant
Pei et al., “Effect of Dielectric Thickness on Power Performance of AlGaN/GaN HEMTs,” IEEE Electron Device Letters, 2009, 30(4):313-315.Applicant
Tracy Frost, “Planar, Low Switching Loss, Gallium Nitride Devices for Power Conversion Applications,” SBIR N121-090 (Navy), 2012, 3 pages.Applicant
Rajan et al., “Advanced Transistor Structures Based on N-face GaN,” 32M International Symposium on Compound Semiconductors (ISCS), Sep. 18-22, 2005, Europa-Park Rust, Germany, 2 pages.Applicant
Reiher et al., “Efficient Stress Relief in GaN Heteroepitaxy on Si(111) Using Low-temperature AlN Interlayers,” Journal of Crystal Growth, 2003, 248:563-567.Applicant
Saito et al., “Recessed-gate Structure Approach Toward Normally Off High-voltage AlGaN/GaN HEMT for Power Electronics Applications,” IEEE Transactions on Electron Device, 2006, 53(2):356-362.Applicant
Shelton et al., “Selective Area Growth and Characterization of AlGaN/GaN Heterojunetion Bipolar Transistors by Metalorganic Chemical Vapor Deposition,” IEEE Transactions on Electron Devices, 2001, 48(3):490-494.Applicant
Shen, “Advanced Polarization-based Design of AlGaN/GaN HEMTs,” Jun. 2004, PhD Thesis, University of California, Santa Barbara, 192 pages.Applicant
Sugiura et al., “Enhancement-mode n-channel GaN MOSFETs Fabricated on p-GaN Using HfO2 as Gate Oxide,” Electronics Letters, 2007, vol. 43, No. 17, 2 pages.Applicant
Suh et al. “High-Breakdown Enhancement-mode AlGaN/GaN HEMTs with Integrated Slant Field-Plate,” Electron Devices Meeting, 2006, IEDM '06 International, 3 pages.Applicant
Tipirneni et al. “Silicon Dioxide-encapsulated High-Voltage AlGaN/GaN HFETs for Power-Switching Applications,” IEEE Electron Device Letters, 2007, 28(9):784-786.Applicant
Vetury et al., “Direct Measurement of Gate Depletion in High Breakdown (405V) Al/GaN/GaN Heterostructure Field Effect Transistors,” IEDM 98, 1998, pp. 55-58.Applicant
Wang et al., “Comparison of the Effect of Gate Dielectric Layer on 2DEG Carrier Concentration in Strained AlGaN/GaN Heterostructure,” Mater. Res. Soc. Symp. Proc., 2007, vol. 831, 6 pages.Applicant
Wang et al., “Enhancement-mode Si3N4/AlGaN/GaN MISHFETs,” IEEE Electron Device Letters, 2006, 27(10):793-795.Applicant
Wu, “AlGaN/GaN Microwave Power High-Mobility Transistors,” PhD Thesis, University of California, Santa Barbara, Jul. 1997, 134 pages.Applicant
Wu et al., “A 97.8% Efficient GaN HEMT Boost Converter with 300-W Output Power at 1 MHz,” Electronic Device Letters, 2008, IEEE, 29(8):824-826.Applicant
Yoshida, “AlGan/GaN Power FET,” Furukawa Review, 2002, 21:7-11.Applicant
Zhang, “High Voltage GaN HEMTs with Low On-resistance for Switching Applications,” PhD Thesis, University of California, Santa Barbara, Sep. 2002, 166 pages.Applicant
Zhanghong Content, Shanghai Institute of Metallurgy, Chinese Academy of Sciences, “Two-Dimensional Electron Gas and High Electron Mobility Transistor (HEMT),” Dec. 31, 1984, 17 pages.Applicant

Abstract