US 7,902,074 B2Grant

Simplified pitch doubling process flow

Issue Date:2011-03-08

•19 Claims

•25 Drawing Sheets

Abstract

A method for fabricating a semiconductor device comprises patterning a layer of photoresist material to form a plurality of mandrels in a device array region. The method further comprises depositing an oxide material over the plurality of mandrels and over a device peripheral region. The method further comprises forming a pattern of photoresist material over the oxide material in the device peripheral region. The method further comprises anisotropically etching the oxide material from exposed horizontal surfaces in the device array region. The method further comprises selectively etching photoresist material from the device array region and from the device peripheral region.

Metadata

Assignee

Micron Technology, Inc.

Inventors

Ardavan Niroomand
Baosuo Zhou
Ramakanth Alapati

Application Information

Application Number:US 11/400,603

Filing Date:2006-04-07

Priority Date:2006-04-07

Art Unit:2895

Classifications

IPC:

H01L21/311

Patent Drawings (25 sheets)

Description

Cross-Reference to Related Applications

[0001] This application is related to, and incorporates by reference the entire disclosure of the following: U.S. patent application Ser. No. 11/214,544 (filed 29 Aug. 2005; U.S. patent application Ser. No. 11/219,067 (filed 1 Sep. 2005); U.S. patent application Ser. No. 11/366,212 (filed 2 Mar. 2006); and U.S. patent application Ser. No. 11/367,020 (filed 2 Mar. 2006).

Field of the Invention

[0002] The present invention relates generally to integrated circuit fabrication, and more specifically to simplified processes for forming pitch doubled integrated circuit features.

Background of the Invention

[0003] Integrated circuits are continuously being made smaller as demand for portability, computing power, memory capacity and energy efficiency in modern electronics grows. Therefore, the size of the integrated circuit constituent features, such as electrical devices and interconnect line widths, is also decreasing continuously. The trend of decreasing feature size is evident in memory circuits or devices such as dynamic random access memory (“DRAM”), flash memory, nonvolatile memory, static random access memory (“SRAM”), ferroelectric (“FE”) memory, logic gate arrays and so forth.

[0004] For example, DRAM typically comprises millions of identical circuit elements, known as memory cells. A typical memory cell consists of two electrical devices: a storage capacitor and an access field effect transistor. Each memory cell is an addressable location that can store one binary digit (“bit”) of data. A bit can be written to a memory cell through the transistor and read by sensing charge on the reference electrode of the storage capacitor. By decreasing the sizes of these constituent electrical devices and the conducting lines that interconnect them, the sizes of the memory devices incorporating memory cells can likewise be decreased. In similar fashion, the storage capacities of these devices can be increased by fitting more memory cells into the memory devices.

[0005] As another example, flash memory (for example, electrically erasable programmable read only memory or “EEPROM”) is a type of memory that is typically erased and reprogrammed in blocks instead of one byte at a time. A typical flash memory comprises a memory array, which includes a large number of memory cells. The memory cells include a floating gate field effect transistor capable of holding a charge. The data in a memory cell is determined by the presence or absence of charge on the floating gate. The cells are usually grouped into sections called “erase blocks.” The memory cells of a flash memory array are typically arranged into a “NOR” architecture (in which each memory cell is directly coupled to a bit line) or a “NAND” architecture (in which memory cells are coupled into “strings” of cells, such that each cell is coupled indirectly to a bit line and requires activating the other cells of the string for access). The memory cells within an erase block can be electrically programmed on a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation, wherein all floating gate memory cells in the erase block are erased in a single operation.

[0006] As is evident from the examples provided here, memory devices typically include large patterns or arrays of electrical devices and conductors that are used to interconnect the electrical devices. The “pitch” of such a pattern is defined as the distance between an identical point in two neighboring features in the pattern. These features are typically defined by openings in, and are spaced apart from each other by, a material such as an insulator or conductor. Thus, pitch can be understood as the sum of the width of a feature and the width of the space separating that feature from a neighboring feature.

Brief Summary of the Invention

[0007] In one embodiment of the present invention, a method for fabricating a semiconductor device comprises patterning a layer of photoresist material to form a plurality of mandrels in a device array region. The method further comprises depositing an oxide material over the plurality of mandrels and over a device peripheral region. The method further comprises anisotropically etching the oxide material from exposed horizontal surfaces in the device array region. The method further comprises forming a pattern of photoresist material over the oxide material in the device peripheral region. The method further comprises selectively etching photoresist material from the device array region and from the device peripheral region.

[0008] In another embodiment of the present invention, a method of forming a memory device comprises forming a plurality of mandrels over a substrate in an array region of the memory device. The mandrels optionally comprise a photoresist material. The mandrels are separated by exposed portions the substrate. The method further comprises depositing a spacer material over the mandrels, over the exposed portions of the substrate, and over a peripheral region of the memory device. The method further comprises depositing a peripheral mask over the spacer material in the peripheral region of the memory device. The method further comprises anisotropically etching the spacer material from exposed horizontal surfaces. Spacer material is left remaining (a) on vertical sidewalls of the mandrels in the array region, and (b) between the substrate and the peripheral mask in the peripheral region.

[0009] In another embodiment of the present invention, a method of forming an integrated circuit comprises forming a plurality of mandrels on a hard mask layer in an array region. The mandrels comprise a photoresist material. The method further comprises depositing an oxide material over the array region and over a peripheral region that surrounds the array region. The oxide material covers the plurality of mandrels. The method further comprises forming a pattern of photoresist material over the oxide material in the peripheral region. The method further comprises anisotropically etching the oxide material from horizontal surfaces in the array region. The method further comprises removing exposed photoresist material from the array region and the peripheral region after anisotropically etching the oxide material.

[0010] In another embodiment of the present invention, a method of integrated circuit fabrication comprises using a lithographic technique to define a plurality of elongate mandrels over a hard mask layer in an integrated circuit array region. The mandrels comprise a photoresist material. The method further comprises forming a pattern of spacers around the plurality of elongate mandrels. The pattern of spacers have a pitch that is smaller than a minimum resolvable pitch of the lithographic technique. The spacers are formed from an oxide material that is deposited at a temperature less than about 100° C.

[0011] In another embodiment of the present invention, a partially formed integrated circuit comprises a substrate. The partially formed integrated circuit further comprises a hard mask layer positioned over the substrate. The partially formed integrated circuit further comprises a plurality of spacer loops that are formed directly over the hard mask layer, and that are at least partially positioned in an array region of the partially formed integrated circuit. The partially formed integrated circuit further comprises a mask at least partially defined in a peripheral region of the partially formed integrated circuit, wherein the mask is also directly formed over the hard mask layer.

Brief Description of the Drawings

[0012] Exemplary embodiments of the integrated circuits and integrated circuit fabrication techniques disclosed herein are illustrated in the accompanying drawings, which are for illustrative purposes only, and which are not necessarily drawn to scale. The drawings comprise the following figures, in which like numerals indicate like parts.

[0013] FIG. 1A is a schematic cross-sectional view of a substrate having a plurality of mask lines formed thereon.

[0014] FIG. 1B is a schematic cross-sectional view of the substrate of FIG. 1A after performing an anisotropic etch process that transfers the mask pattern into a temporary layer.

[0015] FIG. 1C is a schematic cross-sectional view of the substrate of FIG. 1B after removing the mask lines and performing an isotropic “shrink” etch.

[0016] FIG. 1D is a schematic cross-sectional view of the substrate of FIG. 1C after blanket depositing a spacer material over mandrels left in the temporary layer.

[0017] FIG. 1E is a schematic cross-sectional view of the substrate of FIG. 1D after performing a directional spacer etch to leave pitch-multiplied features or spacers.

[0018] FIG. 1F is a schematic cross-sectional view of the substrate of FIG. 1E after removing the mandrels.

[0019] FIG. 2A is a schematic cross-sectional view of an example partially formed integrated circuit.

[0020] FIG. 2B is a schematic top view of the partially formed integrated circuit of FIG. 2A.

[0021] FIG. 3A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 2A after forming lines in an array region in a photoresist layer.

[0022] FIG. 3B is a schematic top view of the partially formed integrated circuit of FIG. 3A.

[0023] FIG. 4A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 3A after performing an trim etch.

[0024] FIG. 4B is a schematic top view of the partially formed integrated circuit of FIG. 4A.

[0025] FIG. 5A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 4A after blanket depositing a low temperature spacer material over photoresist mandrels.

[0026] FIG. 5B is a schematic top view of the partially formed integrated circuit of FIG. 5A.

[0027] FIG. 6A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 5A after defining features in the peripheral region.

[0028] FIG. 6B is a schematic top view of the partially formed integrated circuit of FIG. 6A, wherein a periphery photoresist layer is blanket deposited over substantially the entire peripheral region.

[0029] FIG. 6C is a schematic top view of the partially formed integrated circuit of FIG. 6A, wherein a periphery photoresist layer is patterned to define periphery features.

[0030] FIG. 6D is a schematic top view of the partially formed integrated circuit of FIG. 6A, wherein a periphery photoresist layer partially overlaps the low temperature spacer material.

[0031] FIG. 7A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 6A after performing an anisotropic etch of the low temperature spacer material.

[0032] FIG. 7B is a schematic top view of the partially formed integrated circuit of FIG. 7A.

[0033] FIG. 8A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 7A after removing exposed photoresist material.

[0034] FIG. 8B is a schematic top view of the partially formed integrated circuit of FIG. 8A.

[0035] FIG. 9A is a schematic cross-sectional view of the example partially formed integrated circuit of FIG. 8A after transferring the pattern of spacers into underlying hard mask layers.

[0036] FIG. 9B is a schematic top view of the partially formed integrated circuit of FIG. 9A.

Detailed Description of the Invention

[0037] As the size of the electrical devices and the conductors that comprise a memory device are made smaller and smaller, ever greater demands are placed on the techniques used to form these features. For example, photolithography is commonly used to pattern device features, such as conductive lines, on a substrate. The concept of pitch can be used to describe the size of these features. Due to optical factors such as light or radiation wavelength, however, photolithography techniques have a minimum pitch below which features cannot be formed reliably. Thus, the minimum pitch of a photolithographic technique can limit feature size reduction.

[0038] One technique proposed for extending the capabilities of photolithographic techniques beyond their minimum pitch is the “pitch doubling” technique. This technique is illustrated in FIGS. 1A-1F, and is described in U.S. Pat. No. 5,328,810 (issued 12 Jul. 1994), the entire disclosure of which is incorporated herein by reference. With reference to FIG. 1A, photolithography is first used to form a pattern of lines 10 in a photoresist layer overlying a layer of a temporary or expendable material 20 and a substrate 30. Common wavelengths which are used in performing the photolithography include, but are not limited to, 157 nm, 193 nm, 248 nm or 365 nm. Before performing subsequent processing steps, the lines 10 are optionally shrunk using an isotropic etch. As shown in FIG. 1B, the pattern is then transferred by an etch step, such as an anisotropic etch step, to the layer of expendable material 20, thereby forming placeholders or mandrels 40. The photoresist lines 10 can be stripped and the mandrels 40 can be isotropically etched to increase the distance between neighboring mandrels 40, as shown in FIG. 1C. A layer of spacer material 50 is subsequently deposited over the mandrels 40, as shown in FIG. 1D. Spacers 60 are then formed on the sides of the mandrels 40 by preferentially etching the spacer material from the horizontal surfaces in a directional spacer etch, as shown in FIG. 1E. The remaining mandrels 40 are then removed, leaving behind only the spacers 60, which together act as a mask for patterning, as shown in FIG. 1F. Thus, where a given pattern area formerly defined one feature and one space (each having a width F, for a pitch of 2 F), the same pattern area now includes two features and two spaces, as defined by spacers 60 (each having a width ½ F, for a pitch of F). Consequently, the smallest feature size possible with a photolithographic technique is effectively decreased by using the pitch doubling technique.

[0039] While pitch is actually reduced using these techniques, this reduction in pitch is conventionally referred to as “pitch doubling”, or more generally, “pitch multiplication”. This is because these techniques allow the number of features in a given region of the substrate to be doubled, or more generally, multiplied. Thus, using the conventional terminology, “multiplication” of pitch by a certain factor actually involves reducing the pitch by that factor. The conventional terminology is retained herein. By forming multiple layers of spacers upon each other, the definable feature size can be made even smaller. Thus, the terms “pitch multiplication” and “pitch doubling” refer to the process generally, regardless of the number of times the spacer formation process is employed.

[0040] Some proposed methods for forming patterns in the periphery and in the array of a memory device involve use of two separate carbon layers. For example, in one such method, the mandrels used to define spacer loops are formed in an upper carbon layer. After pitch doubling and periphery patterning processes are performed, the array pattern is transferred to a lower carbon layer. While this process does allow features of different sizes to be formed in the array and periphery regions, use of a low temperature oxide material to define the spacer loops allows mandrels to be formed from the existing photoresist layer. This advantageously allows the top carbon layer to be omitted, thereby simplifying production.

[0041] In accordance with the foregoing, simplified and improved techniques have been developed for forming arrays of features in different regions of a memory device.

[0042] In certain embodiments, the feature pattern to be transferred to a substrate has a pitch below the minimum pitch of the photolithographic technique used for processing the substrate. Additionally, certain embodiments can be used to form arrays of features, including logic or gate arrays and volatile and non-volatile memory devices such as DRAM, phase change memory (“PCM”), programmable conductor random access memory (“PCRAM”), read only memory (“ROM”), flash memory. In such devices, pitch multiplication is usable to form, for example, transistor gate electrodes and conductive lines in the array region of the devices. Optionally, conventional photolithography is usable to form larger features, such as local interconnects and complementary metal oxide semiconductor (“CMOS”) circuits, in the peripheral region of the devices. For example, the logic array can be a field programmable gate array (“FPGA”) having a core array similar to a memory array and a periphery with supporting logic circuits. Exemplary masking steps in the course of fabricating a memory device are illustrated in the figures and are described herein.

[0043] FIGS. 2A and 2B illustrate schematic cross-sectional and top views, respectively, of an example partially fabricated integrated circuit 100, such as a memory device. FIG. 2B illustrates that the integrated circuit 100 comprises a central array region 102 that is surrounded by a peripheral region 104. It will be appreciated that, after the integrated circuit 100 is fabricated, the array region 102 will typically be densely populated with conducting lines and electrical devices such as transistors and capacitors. Pitch multiplication can be used to form features in the array region 102, as discussed herein.

[0044] On the other hand, the peripheral region 104 optionally includes features larger than those in the array region 102. Conventional photolithography, rather than pitch multiplication, is typically used to pattern these larger features, examples of which include various types of logic circuitry. The geometric complexity of the logic circuits located in the peripheral region 104 makes using pitch multiplication difficult in this region of the integrated circuit 100. In contrast, the regular grid typical of array patterns is conducive to pitch multiplication. Additionally, some devices in the peripheral region 104 may require larger geometries due to electrical constraints, thereby making pitch multiplication less advantageous than conventional photolithography for such devices. In addition to possible differences in relative scale, the relative positions, and the number of peripheral regions 104 and array regions 102 in the integrated circuit 100 can vary in other embodiments. In embodiments wherein different processing techniques are separately used to form features in the array region 102 and the peripheral region 104, the peripheral region 104 can be masked during processing of the array region.

[0045] FIG. 2A illustrates that the partially formed integrated circuit 100 includes a substrate 106 having a first hard mask layer 108 formed thereover. In an example embodiment, the first hard mask layer 108 comprises a material such as silicon nitride, silicon oxide, or an organic material, such as an amorphous carbon material, a polymer material, or a spin on dielectric material. In a preferred embodiment, the first hard mask layer 108 comprises a form of amorphous carbon that is highly transparent to light and that offers further improvements for photo alignment by being transparent to the wavelengths of light used for such alignment. In other modified embodiments, the first hard mask layer 108 is omitted.

[0046] An optional second hard mask layer 110 is formed over the first hard mask layer 108. The second hard mask layer 110 preferably comprises an inorganic material. Example materials for the second hard mask layer 110 include silicon nitride, polycrystalline silicon, or a dielectric antireflective coating (“DARC”), such as silicon-rich silicon oxynitride. Preferably, the material comprising the second hard mask layer 110 can be selectively etched with respect to subsequently-deposited spacer materials. Use of a DARC for the second hard mask layer 110 can be particularly advantageous for forming patterns having pitches near the resolution limits of a photolithographic technique. In particular, a DARC can enhance resolution by reducing light reflections, thus increasing the precision with which photolithography can define the edges of a pattern. The second hard mask layer 110 is omitted in embodiments wherein the first hard mask layer 108 can be etched selectively with respect to subsequently deposited spacer materials. In still other embodiments, the second hard mask layer 110 is replaced with an organic spin on antireflective coating (“ARC”) positioned between the first hard mask layer 108 and the subsequently described overlying array photoresist layer.

[0047] An array photoresist layer 111, also referred to herein as a mandrel layer, is formed over the second hard mask layer 110. The array photoresist layer 111 preferably comprises a photoresist material that is compatible with 157 nm, 193 nm, 248 nm or 365 nm wavelength systems, 193 nm wavelength immersion systems, extreme ultraviolet systems such as 13.7 nm wavelength systems, or electron beam lithographic systems. Examples of preferred photoresist materials include argon fluoride sensitive photoresist (that is, photoresist suitable for use with an argon fluoride light source) and krypton fluoride sensitive photoresist (that is, photoresist suitable for use with a krypton fluoride light source). Argon fluoride photoresists are preferably used with shorter wavelength photolithography systems, such as 193 nm wavelength systems. Krypton fluoride photoresists are preferably used with longer wavelength photolithography systems, such as 248 nm wavelength systems. In a modified embodiment, the array photoresist layer 111 comprises a photoresist material that can be patterned by nano-imprint lithography, such as by using a mold or a mechanical force to pattern the photoresist material.

[0048] In general, the materials for the first hard mask layer 108, the second hard mask layer 110, and the array photoresist layer 111 are chosen based on the chemistry and the process conditions for the various pattern forming and transfer steps disclosed herein. For instance, in an example embodiment, the first hard mask layer 108, the second hard mask layer 110, and the array photoresist layer 111 can each be selectively etched with respect to each other. As used herein, a material is considered “selectively etched” (or “preferentially etched”) when the etch rate for that material is at least about 2 times greater, preferably at least about 10 times greater, more preferably at least about 20 times greater, and most preferably at least about 40 times greater than that for a neighboring material. In modified embodiments other layers are added if suitable other materials, chemistries and/or processes conditions are used.

[0049] The first hard mask layer 108, the second hard mask layer 110, and the array photoresist layer 111 can be formed using deposition processes such as spin-on coating, sputtering, chemical vapor deposition (“CVD”), or atomic layer deposition. For example, a low temperature CVD process (preferably less than about 550° C., more preferably less than about 450° C., and most preferably less than about 400° C.) advantageously reduces chemical and/or physical disruption of an amorphous carbon layer, and thus is useful for deposition of materials over an existing amorphous carbon layer, such as the first hard mask layer 108. Additional information regarding the formation of amorphous carbon layers, including doped amorphous carbon layers, is provided in U.S. Pat. No. 6,573,030 (issued 3 Jun. 2003) and U.S. Patent Application Publication 2005/0042879 (published 24 Feb. 2005). The entire disclosure of this patent and patent application publication is hereby incorporated by reference herein.

[0050] The thicknesses of the first hard mask layer 108, the second hard mask layer 110, and the array photoresist layer 111 are also chosen depending upon compatibility with the etch chemistries and process conditions disclosed herein. For example, when etching a material through a mask of another material, such as when transferring a pattern from an overlying layer to an underlying layer by selectively etching the underlying layer, materials from both layers are removed to some degree. Thus, the upper layer is preferably sufficiently thick such that it is not completely worn away over the course of the pattern transfer. In an example embodiment, the second hard mask layer 110 is preferably between about 10 nm and about 40 nm thick, and is more preferably between about 15 nm and about 30 nm thick.

[0051] The thickness of the array photoresist layer 111 depends on the wavelength of light used to pattern the array photoresist layer 111. In an example embodiment wherein 248 nm light is used to perform photolithography, the array photoresist layer 111 is preferably between about 50 nm and about 300 nm thick, and is more preferably between about 200 nm and 250 nm thick. This height can vary depending upon the wavelength of light used to pattern the photoresist layer. Because lines are subsequently formed in the array photoresist layer 111, in certain embodiments the height of the array photoresist layer 111 is limited by the structural integrity and the aspect ratio of the lines to be formed, since tall spacer lines may collapse or otherwise deform.

[0052] As illustrated in FIGS. 3A and 3B, a pattern is defined in the array photoresist layer 111 that comprises trenches 122 delimited by lines 124. The trenches 122 can be formed by, for example, photolithography with 248 nm or 193 nm light, in which the array photoresist layer 111 is exposed to radiation through a reticle and then developed. After being developed, the remaining photodefinable material, which is photoresist in the illustrated embodiment, forms mask features such as the illustrated lines 124. In other embodiments, maskless lithography, or maskless photolithography can also be used to define the lines 124.

[0053] The pitch of the resulting lines 124 is equal to the sum of the width of a line 124 and the width of a neighboring trench 122. To reduce the dimensions of features formed using this pattern of lines 124 and trenches 122, the pitch can be at or near the limits of the photolithographic technique used to pattern the array photoresist layer 111. For example, for photolithography using 248 nm light, the pitch of the lines 124 is preferably between about 80 nm and about 150 nm, and is more preferably between about 90 nm and about 120 nm. Thus, in an example embodiment the pitch is the minimum pitch of the photolithographic technique and the subsequently-formed pitch multiplied spacer pattern advantageously has a pitch below the minimum pitch of the photolithographic technique. In alternative embodiments, because the margin of error for position and feature size typically increases as the limits of a photolithographic technique are approached, the lines 124 are formed having larger feature sizes, such as 200 nm, to reduce errors in the positions and sizes of the lines 124.

[0054] As illustrated in FIGS. 4A and 4B, the trenches 122 are preferably widened by etching the lines 124, to form modified trenches 122′ and modified lines 124′. The lines 124 are preferably etched using a isotropic etch to “shrink” these features. Suitable etches include etches using an oxygen-containing plasma, such as a SO₂/O₂/N₂/Ar plasma, a Cl₂/O₂/He plasma, or a HBr/O₂/N₂plasma. The extent of the etch is preferably selected so that the width of the modified lines 124′ is substantially equal to the desired spacing between subsequently-formed pitch doubled features. For example, in an example embodiment the width of the lines 124 is reduced from between about 80 nm and about 120 nm to between about 35 nm and about 70 nm, and more preferably to between about 40 nm and about 50 nm. Advantageously, the width-reducing etch allows the modified lines 124′ to be narrower than would otherwise be possible using the photolithographic technique used to form the lines 124. Additionally, the etch can provide the modified lines 124′ with smoothed edges, thus improving the uniformity of the modified lines 124′. While the critical dimensions of the modified lines 124′ can be etched below the resolution limits of the photolithographic technique, this etch does not alter the pitch of the modified trenches 122′ and the modified lines 124′, since the distance between identical points in these features remains the same.

[0055] As illustrated in FIGS. 5A and 5B, a blanket layer of low temperature spacer material 126 is deposited over the modified lines 124′. In an example embodiment, the low temperature spacer material 126 comprises a layer of oxide material deposited using an atomic layer deposition (“ALD”) technique. Generally, photoresist materials are not as tolerant of high temperatures as inorganic or carbon materials. Therefore, forming the spacers from a low temperature oxide material advantageously allows a separate mandrel layer deposition, pattern and transfer to be eliminated, with the patterned array photoresist layer 111 serving the same function. The low temperature spacer material is preferably deposited at less than about 200° C., more preferably at less than about 150° C., more preferably less than about 125° C., more preferably less than about 100° C., more preferably less than about 80° C., more preferably less than about 75° C., and most preferably at less than about 30° C.

[0056] In an example embodiment, the low temperature spacer material 126 is deposited in an ALD process using Si₂Cl₆, H₂O and C₅H₅N precursors. In such embodiments the spacer material 126 is deposited to a thickness that is preferably between about 20 nm and about 65 nm, more preferably between about 25 nm and about 60 nm, and most preferably between about 30 nm and about 55 nm. In one embodiment, the spacer material thickness is between about 30 nm and about 40 nm, and in another embodiment, the spacer material thickness is between about 43 nm and about 55 nm. The spacer material deposition rate is preferably between about 1 Å per cycle and about 4 Å per cycle, and more preferably about 2 Å per cycle.

[0057] As illustrated in FIGS. 6A through 6D, a periphery photoresist layer 128 is deposited in the peripheral region 104, while at least a portion of the array region 102 is left open. In a preferred embodiment, illustrated in FIG. 6B, the periphery photoresist layer 128 is blanket deposited over substantially the entire peripheral region 104. In an alternative embodiment, illustrated in FIG. 6C, the periphery photoresist layer 128 is patterned to define periphery features. Example periphery features include landing pads, transistors, local interconnects, and the like. In another alternative embodiment, illustrated in FIG. 6D, the periphery photoresist layer 128 is deposited over the looped ends of the low temperature spacer material 126 and the tips 124″ of the modified lines 124′, thereby blocking the tips 124″ of the modified lines 124′. The embodiment illustrated in FIG. 6D is particularly advantageous for forming damascene structures because this configuration prevents the looped ends over the low temperature spacer material 126 from being operational during subsequent etching processes.

[0058] In modified embodiments, the periphery photoresist layer 128 is deposited in the same deposition step in which the array photoresist layer 111 is deposited. In such embodiments, the mask used to pattern the array photoresist layer 111 is configured so as to leave a photoresist pattern or blanket layer in the peripheral region 104. This process results in photoresist being deposited directly on the second hard mask layer 110 in the peripheral region 104, without the intervening spacer material 126.

[0059] As illustrated in FIGS. 7A and 7B, the low temperature spacer material 126 is then subjected to an anisotropic etch to remove spacer material from horizontal surfaces of the partially formed integrated circuit 100. Such an etch, also known as a spacer etch, can be performed using, for example a HBr/Cl₂-containing plasma. Thus, pitch multiplication has been accomplished to form spacers 130. In the illustrated embodiment, the pitch of the spacers 130 is roughly half that of the photoresist lines 124 and trenches 122 (see FIGS. 3A and 3B) originally formed by photolithography. Where the photoresist lines 124 had a pitch of about 200 nm, spacers 130 having a pitch of about 100 nm or less (for a width of about 50 nm) can be formed. Because the spacers 130 are formed on the sidewalls of the modified lines 124′, the spacers 130 generally follow the outline of the pattern of modified lines 124′ in the array photoresist layer 111, and thus typically form a closed loop as illustrated in FIG. 7B.

[0060] As illustrated in FIGS. 8A and 8B, the remaining exposed photoresist material is selectively etched from the partially formed integrated circuit 100. This includes the array photoresist layer 111, as well as the periphery photoresist material 128. This results in the formation of freestanding spacers 130 separated by modified trenches 122′. The periphery features are now defined by the remaining low temperature spacer material 126 in the peripheral region 104. Thus, the array photoresist layer 111 is used as a mandrel to form the spacers 130. The photoresist material is selectively removed using an organic strip process. Preferred etch chemistries include an oxygen-containing plasma etch, such as an etch using SO₂. In embodiments wherein the peripheral photoresist layer 128 is deposited directly on the second hard mask layer 110, the photoresist material is selectively etched from only the array region 102 of the integrated circuit 100. Alternatively, in such embodiments the photoresist material is etched from both the array region 102 and the peripheral region 104, followed by a subsequent deposition of photoresist material in the peripheral region 104.

[0061] After the freestanding spacers 130 are formed, subsequent processing steps can be conducted, such as a dry develop step and an in situ etch step. The subsequent processing steps can be used to transfer the pattern of spacers 130 and periphery features to the underlying first hard mask layer 108 and/or the second hard mask layer 110, as illustrated in FIGS. 9A and 9B. Specifically, FIGS. 9A and 9B illustrate the pattern of spacers 130 defined in the first hard mask layer 108 and the second hard mask layer 110. The second hard mask layer 110 is optionally etched from the structure illustrated in FIGS. 9A and 9B. This pattern can then be transferred into the underlying substrate 106 by etching of the underlying substrate 106. The structure can also be otherwise processed (such as by doping, oxidizing, nitridizing, or selectively depositing) through the pattern defined in the first hard mask layer 108 and/or the second hard mask layer 110. As noted herein, the substrate 106 can include previously deposited layers, such as insulating layers for damascene metallization, or metal layers for conventional metallization.

[0062] Certain of the techniques disclosed herein advantageously enable the formation of a pitch doubled pattern of spacers to be formed in the array region without the use of additional layers to define the array features, such as a top carbon layer and an amorphous silicon layer. Specifically, by forming low temperature oxide spacers directly on the array photoresist layer 111 as disclosed herein, the photoresist material itself can be used to define mandrels which are used in a subsequent pitch multiplication technique. This advantageously eliminates the need to pattern additional masking layers to define mandrels. Such techniques advantageously allow process steps associated with such additional masking layers to be eliminated, such as additional dry develop steps and hard mask etch steps. Furthermore, such techniques also advantageously allow the periphery photoresist layer 128 to be defined using the same low temperature spacer material that is used to form the spacers in the array region. Certain of the embodiments disclosed herein also advantageously allow a hard mask material—as compared to a more vulnerable photoresist material—to be used to block and define features in the peripheral region 104 without requiring the use of a separate hard mask layer.

Scope of the Invention

[0063] While the foregoing detailed description discloses several embodiments of the present invention, it should be understood that this disclosure is illustrative only and is not limiting of the present invention. It should be appreciated that the specific configurations and operations disclosed can differ from those described above, and that the methods described herein can be used in contexts other than integrated circuit fabrication.

Claims

We claim:

1. A method for fabricating a semiconductor device, the method comprising:

patterning a layer of photoresist material to form a plurality of mandrels formed of photoresist in a device array region;

depositing an oxide material on the plurality of mandrels and over a device peripheral region at a deposition temperature of about 200° C. or less;

forming a pattern of photoresist material over the oxide material in the device peripheral region;

anisotropically etching the oxide material from exposed horizontal surfaces in the device array region, thereby forming spacers from the oxide material, wherein the pattern of the photoresist material extends over the ends of the spacers;

transferring a pattern defined by the spacers to an underlying material, wherein the pattern of the photoresist material blocks transfer of the ends of the spacers to the underlying material; and

selectively etching photoresist material from the device array region and from the device peripheral region.

2. The method of claim 1, further comprising isotropically etching the plurality of mandrels to form a plurality of modified mandrels before depositing the oxide material.

3. The method of claim 2, wherein isotropically etching the plurality of mandrels comprises using an oxygen-containing plasma selected from the group consisting of a SO₂/O₂/N₂/Ar plasma, a Cl₂/O₂/He plasma, and a HBr/O₂/N₂plasma.

4. The method of claim 1, further comprising anisotropically etching the oxide material from exposed horizontal surfaces in the device peripheral region.

5. The method of claim 1, wherein patterning the layer of photoresist comprises using light having a wavelength selected from the group consisting of 157 nm, 193 nm, 248 nm, and 365 nm.

6. The method of claim 1, wherein patterning the layer of photoresist comprises using nano-imprint lithography.

7. The method of claim 1, wherein the layer of photoresist material patterned in the device array region and the pattern of photoresist material formed in the device peripheral region comprise the same material.

8. The method of claim 1, wherein anisotropically etching the oxide material comprises using a HBr/Cl₂-containing plasma.

9. The method of claim 1, wherein the modified mandrels have a width between about 35 nm and about 70 nm.

10. The method of claim 1, wherein the modified mandrels have a width between about 40 nm and about 50 nm.

11. The method of claim 1, wherein the oxide material is deposited using an atomic layer deposition technique.

12. The method of claim 1, wherein the oxide material is deposited at a temperature less than about 150° C.

13. The method of claim 1, wherein the oxide material is deposited at a temperature less than about 125° C.

14. The method of claim 1, wherein the pattern of photoresist material in the device peripheral region forms a feature selected from the group consisting of a landing pad, a transistor, and an interconnect.

15. The method of claim 1, wherein the layer of photoresist material is patterned over a hard mask layer.

16. The method of claim 1, wherein the layer of photoresist material is patterned over a silicon oxynitride layer that is positioned over a carbon layer.

17. The method of claim 1, wherein the plurality of mandrels have a height between about 50 nm and about 300 nm.

18. The method of claim 1, wherein the mandrels have a width between about 80 nm and about 120 nm.

19. The method of claim 1, wherein the layer of photoresist material comprises a material selected from the group consisting of amorphous carbon, argon fluoride photoresist, and krypton fluoride photoresist.

Patent Citations (216)

Patent	Date	Inventor	Cited By
US4234362(A)	1980-11-01	Riseman	Applicant
US4246822(A)	1981-01-01	Deutsch	Applicant
US4419809(A)	1983-12-01	Riseman et al.	Applicant
US4432132(A)	1984-02-01	Kinsbron et al.	Applicant
US4452442(A)	1984-06-01	Geschwindner	Applicant
US4502914(A)	1985-03-01	Trumpp et al.	Applicant
US4508579(A)	1985-04-01	Goth et al.	Applicant
US4570325(A)	1986-02-01	Higuchi	Applicant
US4648937(A)	1987-03-01	Ogura et al.	Applicant
US4713756(A)	1987-12-01	Mackiewicz	Applicant
US4716131(A)	1987-12-01	Okazawa et al.	Applicant
US4751645(A)	1988-06-01	Abrams	Applicant
US4776922(A)	1988-10-01	Bhattascharyya et al.	Applicant
US4838991(A)	1989-06-01	Cote et al.	Applicant
US5013680(A)	1991-05-01	Lowrey et al.	Applicant
US5047117(A)	1991-09-01	Roberts	Applicant
US5053105(A)	1991-10-01	Fox, III	Applicant
US5117027(A)	1992-05-01	Bernhardt et al.	Applicant
US5328810(A)	1994-07-01	Lowrey et al.	Applicant
US5330879(A)	1994-07-01	Dennison	Applicant
US5470661(A)	1995-11-01	Bailey et al.	Applicant
US5502320(A)	1996-03-01	Yamada	Applicant
US5514885(A)	1996-05-01	Myrick	Applicant
US5593813(A)	1997-01-01	Kim	Applicant
US5670794(A)	1997-09-01	Manning	Applicant
US5753546(A)	1998-05-01	Koh et al.	Applicant
US5789320(A)	1998-08-01	Andricacos et al.	Applicant
US5795830(A)	1998-08-01	Cronin et al.	Applicant
US5830332(A)	1998-11-01	Babich et al.	Applicant
US5899746(A)	1999-05-01	Mukai	Applicant
US5905285(A)	1999-05-01	Gardner et al.	Applicant
US5998256(A)	1999-12-01	Juengling	Applicant
US6004862(A)	1999-12-01	Kim et al.	Applicant
US6042998(A)	2000-03-01	Brueck et al.	Applicant
US6057573(A)	2000-05-01	Kirsch et al.	Applicant
US6063688(A)	2000-05-01	Doyle et al.	Examiner
US6071789(A)	2000-06-01	Yang et al.	Applicant
US6110837(A)	2000-08-01	Linliu et al.	Applicant
US6143476(A)	2000-11-01	Ye et al.	Applicant
US6207490(B1)	2001-03-01	Lee	Applicant
US6211044(B1)	2001-04-01	Xiang et al.	Applicant
US6282113(B1)	2001-08-01	Debrosse	Applicant
US6288454(B1)	2001-09-01	Allman et al.	Applicant
US6291334(B1)	2001-09-01	Somekh	Applicant
US6297554(B1)	2001-10-01	Lin	Applicant
US6335257(B1)	2002-01-01	Tseng	Applicant
US6348380(B1)	2002-02-01	Weimer et al.	Applicant
US6383907(B1)	2002-05-01	Hasegawa et al.	Applicant
US6395613(B1)	2002-05-01	Juengling	Applicant
US6404056(B1)	2002-06-01	Kuge et al.	Applicant
US6423474(B1)	2002-07-01	Holscher	Applicant
US6455372(B1)	2002-08-01	Weimer	Applicant
US6475867(B1)	2002-11-01	Hui et al.	Applicant
US6500756(B1)	2002-12-01	Bell et al.	Applicant
US6514884(B2)	2003-02-01	Maeda	Applicant
US6522584(B1)	2003-02-01	Chen et al.	Applicant
US6534243(B1)	2003-03-01	Templeton	Applicant
US6548396(B2)	2003-04-01	Naik et al.	Applicant
US6559017(B1)	2003-05-01	Brown et al.	Applicant
US6566280(B1)	2003-05-01	Meagley et al.	Applicant
US6573030(B1)	2003-06-01	Fairbairn et al.	Applicant
US6602779(B1)	2003-08-01	Li et al.	Applicant
US6627933(B2)	2003-09-01	Juengling	Applicant
US6632741(B1)	2003-10-01	Clevenger	Applicant
US6638441(B2)	2003-10-01	Chang et al.	Applicant
US6667237(B1)	2003-12-01	Metzler	Applicant
US6673684(B1)	2004-01-01	Huang et al.	Applicant
US6686245(B1)	2004-02-01	Mathew et al.	Applicant
US6689695(B1)	2004-02-01	Lui et al.	Applicant
US6707092(B2)	2004-03-01	Sasaki	Applicant
US6709807(B2)	2004-03-01	Hallock et al.	Applicant
US6734063(B2)	2004-05-01	Willer et al.	Applicant
US6734107(B2)	2004-05-01	Lai et al.	Applicant
US6744094(B2)	2004-06-01	Forbes	Applicant
US6768663(B2)	2004-07-01	Ogata	Applicant
US6773998(B1)	2004-08-01	Fisher et al.	Applicant
US6777725(B2)	2004-08-01	Willer et al.	Applicant
US6794699(B2)	2004-09-01	Bissey et al.	Applicant
US6800930(B2)	2004-10-01	Jackson et al.	Applicant
US6835662(B1)	2004-12-01	Erhardt et al.	Applicant
US6867116(B1)	2005-03-01	Chung	Applicant
US6875703(B1)	2005-04-01	Furukawa et al.	Applicant
US6924191(B2)	2005-08-01	Liu et al.	Applicant
US6936507(B2)	2005-08-01	Tang et al.	Applicant
US6955961(B1)	2005-10-01	Chung	Applicant
US6962867(B2)	2005-11-01	Jackson et al.	Applicant
US7015124(B1)	2006-03-01	Fisher et al.	Applicant
US7074668(B1)	2006-07-01	Park et al.	Applicant
US7084076(B2)	2006-08-01	Park et al.	Applicant
US7098105(B2)	2006-08-01	Juengling	Applicant
US7115525(B2)	2006-10-01	Abatchev	Applicant
US7183205(B2)	2007-02-01	Hong	Applicant
US7183597(B2)	2007-02-01	Doyle	Applicant
US7208379(B2)	2007-04-01	Venugopal et al.	Applicant
US7271107(B2)	2007-09-01	Marks et al.	Applicant
US7288445(B2)	2007-10-01	Bryant et al.	Applicant
US7291560(B2)	2007-11-01	Parascandola et al.	Applicant
US2001/0005631(A1)	2001-06-01	Kim et al.	Applicant
US2002/0042198(A1)	2002-04-01	Bjarnason et al.	Applicant
US2002/0045308(A1)	2002-04-01	Juengling	Applicant
US2002/0063110(A1)	2002-05-01	Cantell et al.	Applicant
US2002/0068243(A1)	2002-06-01	Hwang et al.	Applicant
US2002/0094688(A1)	2002-07-01	Mitsuiki	Applicant
US2002/0125536(A1)	2002-09-01	Iwasa et al.	Applicant
US2002/0127810(A1)	2002-09-01	Nakamura et al.	Applicant
US2002/0130348(A1)	2002-09-01	Tran	Applicant
US2002/0130686(A1)	2002-09-01	Forbes	Applicant
US2002/0135029(A1)	2002-09-01	Ping et al.	Applicant
US2002/0158273(A1)	2002-10-01	Satoh et al.	Applicant
US2003/0006410(A1)	2003-01-01	Doyle	Applicant
US2003/0008461(A1)	2003-01-01	Forbes et al.	Applicant
US2003/0040186(A1)	2003-02-01	Juengling et al.	Applicant
US2003/0042542(A1)	2003-03-01	Maegawa et al.	Applicant
US2003/0044722(A1)	2003-03-01	Hsu et al.	Applicant
US2003/0073044(A1)	2003-04-01	Reynolds	Applicant
US2003/0109102(A1)	2003-06-01	Kujirai et al.	Applicant
US2003/0119307(A1)	2003-06-01	Bekiaris et al.	Applicant
US2003/0127426(A1)	2003-07-01	Chang et al.	Applicant
US2003/0157436(A1)	2003-08-01	Manger et al.	Applicant
US2003/0207207(A1)	2003-11-01	Li	Applicant
US2003/0207584(A1)	2003-11-01	Sivakumar et al.	Applicant
US2003/0215978(A1)	2003-11-01	Maimon et al.	Applicant
US2003/0216050(A1)	2003-11-01	Golz et al.	Applicant
US2003/0218199(A1)	2003-11-01	Forbes et al.	Applicant
US2003/0230234(A1)	2003-12-01	Nam et al.	Examiner
US2004/0000534(A1)	2004-01-01	Lipinski	Applicant
US2004/0017989(A1)	2004-01-01	So	Applicant
US2004/0018738(A1)	2004-01-01	Liu	Applicant
US2004/0023475(A1)	2004-02-01	Bronser et al.	Applicant
US2004/0023502(A1)	2004-02-01	Tzou et al.	Applicant
US2004/0036095(A1)	2004-02-01	Brown et al.	Applicant
US2004/0041189(A1)	2004-03-01	Voshell et al.	Applicant
US2004/0043623(A1)	2004-03-01	Liu et al.	Applicant
US2004/0053475(A1)	2004-03-01	Sharma	Applicant
US2004/0079988(A1)	2004-04-01	Harari	Applicant
US2004/0106257(A1)	2004-06-01	Okamura et al.	Applicant
US2004/0113171(A1)	2004-06-01	Chiu et al.	Examiner
US2004/0157455(A1)	2004-08-01	Johansson et al.	Examiner
US2004/0191997(A1)	2004-09-01	Kawahara et al.	Examiner
US2004/0235255(A1)	2004-11-01	Tanaka	Applicant
US2005/0042879(A1)	2005-02-01	Yin	Applicant
US2005/0074949(A1)	2005-04-01	Jung et al.	Applicant
US2005/0112886(A1)	2005-05-01	Asakawa et al.	Applicant
US2005/0142497(A1)	2005-06-01	Ryou et al.	Examiner
US2005/0153562(A1)	2005-07-01	Furukawa et al.	Applicant
US2005/0164454(A1)	2005-07-01	Leslie	Applicant
US2005/0167394(A1)	2005-08-01	Liu et al.	Applicant
US2005/0186705(A1)	2005-08-01	Jackson et al.	Applicant
US2005/0272259(A1)	2005-12-01	Hong	Applicant
US2005/0277249(A1)	2005-12-01	Juengling	Applicant
US2006/0003182(A1)	2006-01-01	Lane et al.	Applicant
US2006/0024940(A1)	2006-02-01	Furukawa et al.	Applicant
US2006/0024945(A1)	2006-02-01	Kim et al.	Applicant
US2006/0028859(A1)	2006-02-01	Forbes	Applicant
US2006/0046161(A1)	2006-03-01	Yin et al.	Applicant
US2006/0046200(A1)	2006-03-01	Abatchev et al.	Applicant
US2006/0046201(A1)	2006-03-01	Sandhu et al.	Applicant
US2006/0046407(A1)	2006-03-01	Juengling	Applicant
US2006/0046422(A1)	2006-03-01	Tran et al.	Applicant
US2006/0046484(A1)	2006-03-01	Abatchev et al.	Applicant
US2006/0083996(A1)	2006-04-01	Kim	Applicant
US2006/0134909(A1)	2006-06-01	Nagase et al.	Examiner
US2006/0172540(A1)	2006-08-01	Marks et al.	Applicant
US2006/0189150(A1)	2006-08-01	Jung	Examiner
US2006/0211260(A1)	2006-09-01	Tran	Applicant
US2006/0216293(A1)	2006-09-01	Couto	Applicant
US2006/0216923(A1)	2006-09-01	Tran et al.	Applicant
US2006/0231900(A1)	2006-10-01	Lee et al.	Applicant
US2006/0234138(A1)	2006-10-01	Fehlhaber et al.	Applicant
US2006/0263699(A1)	2006-11-01	Abatchev	Applicant
US2006/0267075(A1)	2006-11-01	Sandhu et al.	Applicant
US2006/0273456(A1)	2006-12-01	Sant	Applicant
US2006/0276018(A1)	2006-12-01	Nam et al.	Examiner
US2006/0278911(A1)	2006-12-01	Eppich	Applicant
US2006/0281266(A1)	2006-12-01	Wells	Applicant
US2007/0018345(A1)	2007-01-01	Chao et al.	Examiner
US2007/0026672(A1)	2007-02-01	Tang et al.	Applicant
US2007/0042605(A1)	2007-02-01	Abatchev et al.	Examiner
US2007/0045712(A1)	2007-03-01	Haller et al.	Applicant
US2007/0048674(A1)	2007-03-01	Wells	Applicant
US2007/0049011(A1)	2007-03-01	Tran	Applicant
US2007/0049030(A1)	2007-03-01	Sandhu et al.	Applicant
US2007/0049032(A1)	2007-03-01	Abatchev et al.	Applicant
US2007/0049035(A1)	2007-03-01	Tran	Applicant
US2007/0049040(A1)	2007-03-01	Bai et al.	Applicant
US2007/0050748(A1)	2007-03-01	Juengling	Applicant
US2007/0145450(A1)	2007-06-01	Wang et al.	Applicant
US2007/0210449(A1)	2007-09-01	Caspary et al.	Examiner
US2007/0215874(A1)	2007-09-01	Furukawa et al.	Examiner
US2007/0215960(A1)	2007-09-01	Zhu et al.	Applicant
US2007/0275309(A1)	2007-11-01	Liu	Applicant
US2008/0054350(A1)	2008-03-01	Breitwisch et al.	Applicant
DE280851	1990-07-01		Applicant
DE4236609(A1)	1994-05-01		Applicant
DE4408764(A1)	1994-09-01		Applicant
DE19928781(C1)	2000-07-01		Applicant
EP227303	1987-07-01		Applicant
EP491408	1992-06-01		Applicant
EP1357433	2003-10-01		Applicant
JP57-048237	1982-03-01		Applicant
JP5343370	1993-12-01		Applicant
JPH8-55908	1996-02-01		Applicant
JPH8-55920	1996-02-01		Applicant
JP2004-152784	2004-05-01		Applicant
KR1999-0001440	1999-01-01		Applicant
KR1999-027887	1999-04-01		Applicant
WO94/15261	1994-07-01		Applicant
WO1/01489(A1)	2001-01-01		Applicant
WO2/099864(A1)	2002-12-01		Applicant
WO4/001799(A2)	2003-12-01		Applicant
WO2004/003977	2004-01-01		Applicant
WO2004/073044(A2)	2004-08-01		Applicant
WO2005/010973	2005-02-01		Applicant
WO2005/034215(A1)	2005-04-01		Applicant
WO2006/026699(A2)	2006-03-01		Applicant
WO2006/127586(A2)	2006-11-01		Applicant

Non-Patent Literature (34)

Bergeron, et al., “Resolution Enhancement Techniques for the 90nm Technology Node and Beyond”, Future Fab International, Issue 15, Jul. 11, 2003, 4 pages.Applicant
Bhave et al., “Developer-soluble Gap fill materials for patterning metal trenches in Via-first Dual Damascene process”, preprint of Proceedings of SPIE: Advances in Resist Technology and Processing XXI, vol. 5376, John L. Sturtevant, editor, 2004, 8 pages.Applicant
Chung et al., “Pattern multiplication method and the uniformity of nanoscale multiple lines*”, J. Vac.Sci. Technol. B21(4), Jul./Aug. 2003, pp. 1491-95, Jul./Aug. 2003.Applicant
Chung et al., “Nanoscale Multi-Line Patterning Using Sidewall Structure”, Jpn., J.App.. Phys. vol. 41 (2002) Pt. 1, No. 6B,pp. 4410-4414, 2002.Applicant
Joubert et al., “Nanometer scale linewidth control during etching of polysilicon gates in high-density plasmas”, Microelectronic Engineering 69 (2003), pp. 350-357.Applicant
Lim et al., “Atomic layer deposition of transition metals”, Nature Materials, vol. 2, Nov. 2003, pp. 749-754, 6 pages.Applicant
Oehrlein et al., “Pattern transfer into low dielectic materials by high-density plasma etching”, Solid State Tech., May 2000, 8 pages.Applicant
Sakao et al., “A Straight-Line-Trench Isolation and Trench-Gate Transistor (SLIT) Cell for Giga-bit DRAMs”, Proceedings of IEEE VLSI Technology Symposium May 17-19, 1993 Kyoto, Japan, May 17, 1993, pp. 19-20.Applicant
Schloesser et al., “Highly Scalable Sub-50nm Vertical Double Gate Trench DRAM Cell”, Memory Development Center, Infineon Tech., 2004, 4 pages.Applicant
Yan et al., “Scaling the Si MOSFET: From Bulk to SOI to Bulk”, IEEE Transactions on Electron Devices USA; vol. 39, No. 7, Jul. 1992, pp. 1704-1710.Applicant
U.S. Appl. No. 11/192,828, filed Jul. 29, 2005.Applicant
U.S. Appl. No. 11/213,486, filed Aug. 25, 2005.Applicant
U.S. Appl. No. 11/215,982, filed Aug. 31, 2005.Applicant
U.S. Appl. No. 11/216,613, filed Aug. 30, 2005.Applicant
U.S. Appl. No. 11/217,270, filed Sep. 1, 2005.Applicant
U.S. Appl. No. 11/219,067, filed Sep. 1, 2005.Applicant
U.S. Appl. No. 11/219,346, filed Sep. 1, 2005.Applicant
U.S. Appl. No. 11/219,349, filed Sep. 1, 2005.Applicant
U.S. Appl. No. 11/219,604, filed Sep. 1, 2005.Applicant
U.S. Appl. No. 11/329,755, filed Jan. 11, 2006.Applicant
U.S. Appl. No. 11/366,212, filed Mar. 2, 2006.Applicant
U.S. Appl. No. 11/367,020, filed Mar. 2, 2006.Applicant
“U.S. Appl. No. 11/543,515, filed Oct. 24, 2006, MICRON Ref. No. 2005-1173.00/US”.Applicant
“Ex parte Cantell, unpublished decision of the Board of Patent Appeals and Interferences, Mar. 4, 2005”.Applicant
Choi et al, “Sublithographic nanofabrication technology for nanocatalysts and DNA chips,” J.Vac. Sci. Technol., Nov./Dec. 2003; pp. 2951-2955.Applicant
Bruek, S.R.J., “Optical and interferometric lithography—Nanotechnology enablers,” Proceedings of the IEEE, vol. 93, No. 10, Oct. 2005, pp. 1704-1721.Applicant
Sheats et al., “Microlithography: Science and Technology,” Marcel Dekkar, Inc., pp. 104-105 (1998).Applicant
U.S. Office Action issued Jun. 2, 2008 in U.S. Appl. No. 11/219,067, filed Sep. 1, 2005.Applicant
U.S. Office Action issued Jun. 5, 2008 in U.S. Appl. No. 11/514,117, filed Aug. 30, 2006.Applicant
U.S. Office Action issued Jul. 11, 2008 in U.S. Appl. No. 11/367,020, filed Mar. 2, 2006.Applicant
International Preliminary Report on Patentability of Oct. 16, 2008 for International Application No. PCT/US2007/011525, filed May 14, 2007.Applicant
Office Action of Mar. 25, 2009 in U.S. Appl. No. 11/744,074, filed May 3, 2009.Applicant
Park et al., “Mass-productive ultra-low temperature ALD SiO2 process promising for sub-90nm memory and logic devices”, Electron Devices Meeting, IEDM '02 Digest. International pp. 229-232 (2002).Applicant
Search Report and Written Opinion dated Mar. 15, 2010 in corresponding Singapore Patent Application No. 200807334-8.Applicant

Abstract