US 9,075,673 B2Grant

Digital fast dB to gain multiplier for envelope tracking systems

Issue Date:2015-07-07

•17 Claims

•7 Drawing Sheets

Abstract

A digital log gain to digital linear gain multiplier is disclosed. The digital log gain to digital linear gain multiplier includes a log gain splitter adapted to split a log gain input into an integer log part and a remainder log part. A log scale-to-linear scale converter is adapted to output a linear gain value in response to the integer log part and the remainder log part. A gain multiply circuit is adapted to multiply a digital signal by the linear gain value to output a gain-enhanced digital signal.

Metadata

Assignee

RF Micro Devices, Inc.

Inventors

Nadim Khlat
Shanthi Prasad

Application Information

Application Number:US 13/297,470

Filing Date:2011-11-16

Priority Date:2010-11-16

Art Unit:2633

Classifications

IPC:

H04L27/08G06F7/556H03M7/04G06F1/03

Field of Search:

G06F 1/0307G06F 7/556

Patent Drawings (7 sheets)

Description

Related Applications

[0001] This application claims the benefit of U.S. provisional patent application Ser. No. 61/414,085, filed Nov. 16, 2010, the disclosure of which is incorporated herein by reference in its entirety. This application is also related to a concurrently filed utility application entitled DIGITAL FAST CORDIC FOR ENVELOPE TRACKING GENERATION, U.S. patent application Ser. No. 13/297,490, filed Nov. 16, 2011, the disclosure of which is incorporated herein by reference in its entirety.

Field of the Disclosure

[0002] The present disclosure relates to a digital log gain to digital linear gain multiplier that outputs a gain-enhanced digital signal.

Background

[0003] An envelope tracking system generates an envelope tracking signal (ETS) that is used as a reference input for a fast switched-mode power supply (Fast SMPS). In turn, the Fast SMPS uses the envelope signal to modulate a supply of a power amplifier for an increased efficiency. At present, an ETS generated by traditional methods is not fast or accurate enough for use with the long term evolution (LTE) standard wherein an envelope modulation bandwidth can be as high as 1.5 times a modulation bandwidth. In fact, a 20 MHz LTE bandwidth requires about 30 MHz envelope bandwidth, which further requires a digital sampling clock of 52 MHz or higher.

[0004] The ETS needs to be digitally scaled by a gain value to provide an equivalent amount of gain that is present between an I/Q signal and an RF envelope driving the power amplifier. The digitally scaled ETS corresponds to the RF envelope driving the power amplifier. As a result, there is a need for digital log gain to digital linear gain multiplier that receives a log gain value, converts the log gain value into a linear gain value and multiplies a digital signal to rapidly provide an accurate gain-enhanced digital signal that is usable to generate an ETS.

Summary

[0005] A digital log gain to digital linear gain multiplier is disclosed. The digital log gain to digital linear gain multiplier includes a log gain splitter adapted to split a log gain input into an integer log part and a remainder log part. A log scale-to-linear scale converter is adapted to output a linear gain value in response to the integer log part and the remainder log part. A gain multiply circuit is adapted to multiply a digital signal by the linear gain value to output a gain-enhanced digital signal. In one embodiment, the digital log gain to digital linear gain multiplier is incorporated in a digital tracking system that generates an envelope tracking signal (ETS).

[0006] Those skilled in the art will appreciate the scope of the disclosure and realize additional aspects thereof after reading the following detailed description in association with the accompanying drawings.

Brief Description of the Drawings

[0007] The accompanying drawings incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.

[0008] FIG. 1 is a first embodiment of the digital log gain to digital linear gain multiplier.

[0009] FIG. 2 is a graph of effective gain error versus input gain control word values for the first embodiment of FIG. 1.

[0010] FIG. 3 is a second embodiment of the digital log gain to digital linear gain multiplier.

[0011] FIG. 4 is a graph of effective gain error versus input gain control word values for the second embodiment of FIG. 3.

[0012] FIG. 5 is a voltage versus time graph of an envelope tracking signal that can be generated using output from embodiments of a digital log gain to digital linear gain multiplier according to the present disclosure.

[0013] FIG. 6 is a block diagram of a digital envelope tracking system that incorporates the present digital log gain to digital linear gain multiplier.

Detailed Description

[0014] The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the disclosure and illustrate the best mode of practicing the disclosure. Upon reading the following description in light of the accompanying drawings, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

[0015] FIG. 1 is a first embodiment of the digital log gain to digital linear gain multiplier 10 that receives a log gain value, converts the log gain value into a linear gain value, and multiplies a digital signal to rapidly provide an accurate gain-enhanced digital signal. The digital log gain to digital linear gain multiplier 10 includes a log gain splitter 12 that splits a log gain input into an integer log part and a remainder log part. The integer log part is provided by a floor function circuit 14 that outputs the largest integer that is less than or equal to the log gain value. An adder circuit 16 outputs the remainder log part by summing the negative of the integer log part with the log gain value.

[0016] Further included is a log scale-to-linear scale converter 18 that outputs a linear gain value in response to the integer log part and the remainder log part. A gain multiply circuit 20 multiplies a digital signal by the linear gain value to output a gain-enhanced digital signal. The log scale-to-linear scale converter 18 includes a binary anti-log circuit 22 that outputs a binary anti-log value of the integer log part. Also included is a log-to-linear look-up table (LUT) 24 that outputs a LUT value that corresponds to the remainder log part. A converter multiply circuit 26 multiplies that anti-log value by the LUT value to produce the linear gain value output by the log scale-to-linear scale converter 18.

[0017] The first embodiment of the digital log gain to digital linear gain multiplier 10 is configured to receive log gain values that are base two decibels (dB2). The LUT 24 is configured to with LUT values generated using the following equation (1).
LUT value=256*10^{(0.3012*REMAINDER LOG PART)} (1)
Table 1 below provides a sample of LUT values that correspond to remainder log parts for log gain values in the form of dB2.

[0018]

TABLE 1

Remainder	256 × Remainder	Equation (1)
Log Part	Log Part	LUT Value


0	0	256
0.0625	16	267
0.5	128	362
0.875	224	470
0.9961	255	511

[0019] In operation, the log gain values are received by the log gain splitter 12 in the form dB2. The following equation (2) coverts dB to dB2.

[0020]

\begin{matrix} dB 2 = \frac{dB}{20 * {LOG}_{10} (2)} & (2) \end{matrix}

The equation (2) can be evaluated by an external processor (not shown). A log gain value in dB2 received by the log gain splitter 12 is split into an integer log part and a remainder log part via the floor function circuit 14 and the adder circuit 16. In particular, a negative of the log integer part is added to the log gain value in dB2 to provide the remainder log part. In turn, the remainder log part is used to select a corresponding LUT value from the LUT table 24. The Integer log part is processed by the binary anti-log circuit 22, which is based upon the following equation (3).
Binary Anti-Log=2^{(INTEGER LOG PART)} (3)
The converter multiply circuit 26 multiples the results from the binary anti-log circuit 22 by the LUT value to yield a linear gain value that is right shifted by one byte to divide the linear gain value by 256. Alternately, either the LUT value or the results from the binary anti-log circuit 22 can be right shifted by one byte to yield the same linear gain value. Finally, the gain multiply circuit 20 multiples a digital signal input by the linear gain value to output a gain-enhanced digital signal. Table 2 below lists sample calculations that are performed by the digital log gain to digital linear gain multiplier 10 as configured in FIG. 1.

[0021]

TABLE 2

		INTE-
		GER	REMAIN-		BINARY	LINEAR
		LOG	DER LOG	LUT	ANTI-	GAIN
dB	dB2	PART	PART	Value	LOG	VALUE


−20	−3.322	−3	−0.32193	205	0.125	0.100
−11	−1.827	−1	−0.82706	144	0.5	0.28125
0	0	0	0	256	1	1
14	2.32535	2	0.32535	321	4	5.015625
23	3.820217	3	0.820217	452	8	14.125

[0022] FIG. 2 is a graph of effective gain error versus input gain control words that correspond to various log gain values for the first embodiment of the digital log gain to digital linear gain multiplier 10 (FIG. 1). In this case, the digital log gain to digital linear gain multiplier 10 is implemented as a dB2 to gain multiplier. Notice that the error over the +24/−12 dB range is less than ±0.03 dB when the error is expressed in dB. In this example, the input gain resolution is 0.00195 in dB2, which corresponds to nine bits or 0.0117 in dB, which corresponds to approximately six bits.

[0023] FIG. 3 is a second embodiment of the digital log gain to digital linear gain multiplier 10. In this embodiment, the log gain splitter 12 further includes a first scale multiply circuit 28 that multiplies the log gain value by a reciprocal scale constant 30 having a value of 1/K. Also included is a second scale multiply circuit 32 that multiplies the integer log part by a scale constant 34 having a value of K. If K is set to 1, the integer log part and the integer remainder part output from the log gain splitter 12 are identical to those outputted from the log gain splitter 12 as configured in the first embodiment of FIG. 1. However, an appropriate K can be selected such that linear gain values in the form of dB can be directly inputted into the log gain splitter 12. In this case, the appropriate value of K is twenty divided by the base two logarithm of ten (i.e., 20/log₂(10)).

[0024] An approximation of this value of K is encoded as 110.00000101 binary, which is 6.01953125 decimal. This value for K is stored in the log gain splitter 12 for the scale constant 34. Moreover, an approximation of 1/K is encoded as 0.00101011 binary, which is 0.16796875 decimal. This value for 1/K is stored in the log gain splitter 12 for the reciprocal scale constant 30.

[0025] In order to function properly with the above K value, the LUT 24 is configured to with LUT values generated using the following equation (4).
LUT value=256*10^{(0.05*REMAINDER LOG PART)} (4)

[0026] Table 3 below provides a sample of LUT values that correspond to remainder log parts for dB log gain values.

[0027]

TABLE 3

Remainder	32 × Remainder	Equation (2)
Log Part	Log Part	LUT Value


−0.25	−8	249
0	0	256
2.625	84	346
4.75	152	442
6.25	200	526

[0028] A linear gain value in the form of dB can be received directly by the log gain splitter 12 when the reciprocal scale constant 30 is set to 0.16796875 decimal and the scale constant 34 is set to 6.01953125 decimal. In operation, a log gain value in dB is first multiplied by the reciprocal scale constant 30 before being processed by the floor function circuit 14 to provide a corresponding integer log part. The integer log part is then multiplied by the scale constant 34 before being added to the log gain value in dB to provide the remainder log part. In turn, the remainder log part is used to select a corresponding LUT value from the LUT table 24. The converter multiply circuit 26 multiples the results from the binary anti-log circuit 22 by the LUT value to yield a linear gain value that is right shifted by one byte to divide the linear gain value by 256. Alternately, either the LUT value or the results from the binary anti-log circuit 22 can be right shifted by one byte to yield the same linear gain value. Finally, the gain multiply circuit 20 multiples a digital signal input by the linear gain value to output a gain-enhanced digital signal. Lastly, a rounding circuit 36 is an optional feature that rounds the digital values making up the gain-enhanced signal to a predetermined precision. In turn, the remainder log part is used to select a corresponding LUT value from the LUT table 24. Table 4 below lists sample calculations that are performed by the digital log gain to digital linear gain multiplier 10 configured to receive log gain values in the form of dB.

[0029]

TABLE 4

		INTE-
		GER	REMAIN-		BINARY	LINEAR
		LOG	DER LOG	LUT	ANTI-	GAIN
dB	dB/K	PART	PART	Value	LOG	VALUE


−20	−3.35938	−3	−18.0579	205	0.125	0.1
−11	−1.84766	−1	−6.01931	144	0.5	0.28125
0	0	0	0	256	1	1
14	2.351563	2	1.961375	321	4	5.015625
23	3.863281	3	4.942063	452	8	14.125

[0030] FIG. 4 is a graph of effective gain error versus input gain control words that correspond to various log gain values for the first embodiment of the digital log gain to digital linear gain multiplier 10 (FIG. 3). In this case, the digital log gain to digital linear gain multiplier 10 is implemented as a dB to gain multiplier. Notice that the error over the +24/−12 dB range is less than ±0.03 dB when the error is expressed in dB. In this example, the input gain resolution is 0.0625 in dB.

[0031] FIG. 5 is a voltage versus time graph of an envelope tracking signal (ETS) that can be generated using output from embodiments of a digital log gain to digital linear gain multiplier according to the present disclosure. The ETS is shown in dashed lines and matches the modulation envelope of a modulated radio frequency carrier (RFC). The output from the present digital log gain to digital linear gain multiplier 10 does not produce the ETS directly. Instead, the present digital log gain to digital linear gain multiplier 10 is incorporated into other circuitry that generates the ETS.

[0032] FIG. 6 is a block diagram of a digital envelope tracking system 38 that incorporates the digital log gain to digital linear gain multiplier 10. The digital envelope tracking system 38 includes a transmitter TX section 40 that drives a power amplifier module (PAM) 42 having power amplifier stages 44 with a bias control 46. A front end module (FEM) 48 receives the output from the PAM 42 and passes the output through selectable filters 50 to a transmit antenna 52 via RF switches 54. A fast switch mode power supply (SMPS) converter 56 supplies power to the PAM 42. The fast SMPS converter 56 is controlled through a mobile industry processor interface (MIPI) RF front-end (RFFE) standard interface 58. A general purpose analog-to-digital converter (ADC) 60 is usable to monitor supply voltages provided to the PAM 42 by the fast SMPS converter 56.

[0033] The TX section 40 includes an ETS generator 62 that drives the fast SMPS converter 56 to produce the ETS (FIG. 5). The ETS generator 62 receives a log gain value contained within a digital gain control (GainControl_dB) signal along with a stream of norm outputs from a CORDIC 64.

[0034] The TX section 40 also includes a digital modulator 66 that separates a transmit signal TX into a digital in-phase (I) signal and a digital quadrature (Q) signal. A timing block 68 provides timing advances and delays for the digital I signal and the digital Q signal in response to base station requests. The timing block 68 also provides interpolation for achieving higher clock frequencies.

[0035] A digital gain control 70 provides gain to the digital I signal and the digital Q signal in cooperation with the GainControl_dB signal. The cooperation ensures that the amplitude of the ETS (FIG. 5) and the amplitude of the RFC (FIG. 5) substantially match. In at least one embodiment, the digital gain control 70 comprises one digital log gain to digital linear gain multiplier 10 for providing gain to the I signal. Another digital log to digital linear gain multiplier 10 is included for providing gain to the Q signal.

[0036] A fixed delay 72 on the order of nanoseconds ensures that the stream of norm values is synchronized with the propagation of the digital I signal and the digital Q signal that are output from the digital gain control 70. A first digital-to-analog converter (DAC) 74 converts the digital I signal into an analog I signal that is filtered by a first filter 76. Similarly, a second DAC 78 converts the digital Q signal into an analog Q signal that is filtered by a second filter 80.

[0037] A first mixer 82 mixes the analog I signal with an RF signal generated by an RF oscillator 84. A second mixer 86 mixes the analog Q signal with the RF signal. Mixed outputs from the first mixer 82 and the second mixer 86 combine to produce the modulated RFC shown in FIG. 5. A variable attenuator 88 is usable in cooperation with the GainControl_dB signal to adjust the gain of the RFC.

[0038] The ETS generator 62 includes the digital log gain to digital linear gain multiplier 10 that multiplies GainControl_dB with the stream of norm values output from the CORDIC 64. A look-up-table (LUT) 90 provides pre-distortion to the stream of norms to match distortion produced by the power amplifier stages 44. A programmable delay 92 is usable to finely tune synchronization between the stream of norm values and the RFC (FIG. 5). A group delay compensator 94 is included to compensate for a dynamic bandwidth response of the fast SMPS converter 56. Lastly, the ETS generator has a third DAC 96 for converting the stream of norm values into a differential output that drives the fast SMPS converter 56 to modulate power being supplied to the PAM 42.

[0039] Those skilled in the art will recognize improvements and modifications to the embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.

Claims

What is claimed is:

1. A digital log gain to digital linear gain multiplier for an envelope tracking system comprising:

a log gain splitter including a floor function circuit adapted to split a log gain value into an integer log part that is less than or equal to the log gain value, and a remainder log part, wherein the floor function circuit outputs the integer log part in response to a scaled log gain value received by the floor function that outputs the integer log part; and an adder circuit coupled to the floor function circuit that outputs the remainder log part by summing the log gain value with the negative of the integer log part;

a binary anti-log circuit adapted to receive the integer log part from the log gain splitter and output a binary anti-log value of the integer log part;

a log-to-linear look up table (LUT) adapted to receive the remainder log part from the adder circuit and output a LUT value corresponding to the remainder log part; and

a converter multiply circuit adapted to multiply the binary anti-log value from the binary anti-log circuit by the LUT value to produce a linear gain value; and

a gain multiply circuit adapted to multiply a digital signal having a sample rate of at least 52 MHz by the linear gain value to output a gain-enhanced digital signal.

2. The digital log gain to digital linear gain multiplier of claim 1 wherein the log gain splitter further comprises a first scale multiply circuit adapted to multiply the log gain value in dB form by a constant that is approximately equal to log₂(10)/20 to output the scaled log gain value.

3. The digital log gain to digital linear gain multiplier of claim 2 wherein the log gain splitter further comprises:

a second scale multiply circuit adapted to multiply the integer log part by a constant that is approximately equal to 20/log₂(10) to output a scaled integer log part; and

an adder circuit that adds a negative value of the scaled integer log part to output the remainder log part.

4. The digital log gain to digital linear gain multiplier of claim 1 wherein the LUT contains LUT values that correspond to remainder log parts for log gain values in base two (dB2).

5. The digital log gain to digital linear gain multiplier of claim 1 wherein the LUT contains LUT values that correspond to remainder log parts for log gain values in dB.

6. The digital log gain to digital linear gain multiplier of claim 1 further including a rounding circuit that rounds values making up the gain-enhanced digital signal.

7. An envelope tracking system comprising:

a power amplifier module (PAM);

a fast switch mode power supply (SMPS) converter adapted to supply modulated power to the PAM in response to an envelope tracking signal (ETS) that is derived from a digital signal that is gain-enhanced and having a sample rate of at least 52 MHz;

an envelope tracking signal (ETS) generator adapted to drive the SMPS converter with the ETS; and

a digital log gain to digital linear gain multiplier for adjusting the gain of the digital signal, comprising:

a binary anti-log circuit adapted to receive the integer log part from the log gain splitter and output a binary anti-log value of the integer log part;

a log-to-linear look up table (LUT) adapted to receive the remainder log part from the adder circuit and output an LUT value corresponding to the remainder log part; and

a converter multiply circuit adapted to multiply the binary anti-log value from the binary anti-log circuit by the LUT value to produce a linear gain value; and

a gain multiply circuit adapted to multiply the digital signal having a sample rate of at least 52 MHz by the linear gain value to output the gain-enhanced digital signal.

8. The envelope tracking system of claim 7 wherein the log gain splitter further comprises a first scale multiply circuit adapted to multiply the log gain value in dB form by a constant that is approximately equal to log₂(10)/20 to output a scaled log gain value.

9. The envelope tracking system of claim 8 wherein the log gain splitter further comprises:

a second scale multiply circuit adapted to multiply the integer log part by a constant that is approximately equal to 20/log₂(10) to output a scaled integer log part; and

an adder circuit that adds a negative value of the scaled integer log part to output the remainder log part.

10. The envelope tracking system of claim 7 wherein the LUT contains LUT values that correspond to remainder log parts for log gain values in dB2.

11. The envelope tracking system of claim 7 wherein the LUT contains LUT values that correspond to remainder log parts for log gain values in dB.

12. The envelope tracking system of claim 7 further including a rounding circuit that rounds values making up the gain-enhanced digital signal.

13. A method of adjusting a gain of a digital signal for an envelope tracking system having a power amplifier module (PAM), and a fast switch mode power supply (SMPS) converter adapted to supply modulated power to the PAM in response to an envelope tracking signal (ETS), comprising:

splitting a log gain value by way of a log gain splitter into an integer log part that is less than or equal to the log gain value, and a remainder log part, wherein a floor function circuit outputs the integer log part in response to a scaled log gain value received by the floor function that outputs the integer log part; and outputting the remainder log part received from an adder circuit coupled to the floor function circuit by summing the log gain value with the negative of the integer log part;

outputting a binary anti-log value of the integer log part by way of a binary anti-log circuit in response to receiving the integer log part from the log gain splitter;

outputting by way of a log-to-linear LUT an LUT value corresponding to the remainder log part in response to receiving the remainder log part from the adder circuit;

multiplying the binary anti-log value from the binary anti-log circuit by the LUT value to produce a linear gain value;

multiplying a digital signal having a sample rate of at least 52 MHz by the linear gain value by way of a converter multiply circuit;

outputting a resulting gain-enhanced digital signal by way of a gain multiply circuit;

deriving the ETS from the gain-enhanced digital signal; and

driving the SMPS converter with the ETS.

14. The method of claim 13 wherein splitting the log gain value comprises:

receiving a log gain value in dB form;

multiplying the log gain value by a constant that is approximately equal to log₂(10)/20;

multiplying the integer log part by a constant that is approximately equal to 20/log₂(10) to yield a scaled integer log part;

determining the remainder log part by adding a negative of the scaled integer log part to the log gain value.

15. The method of claim 13 wherein splitting the log gain value comprises:

receiving a log gain value in dB2 form; and

determining the remainder log part by adding a negative of the integer log part to the log gain value.

16. The method of claim 13 wherein the log gain value is scaled by performing a right shift byte operation.

17. The method of claim 13 wherein digital values making up the gain-enhanced digital signal are rounded to a predetermined precision.

Patent Citations (306)

Patent	Date	Inventor	Cited By
US3969682(A)	1976-07-01	Rossum	Applicant
US3980964(A)	1976-09-01	Grodinsky	Applicant
US4587552(A)	1986-05-01	Chin	Applicant
US4692889(A)	1987-09-01	McNeely	Applicant
US4831258(A)	1989-05-01	Paulk et al.	Applicant
US4996500(A)	1991-02-01	Larson et al.	Applicant
US5099203(A)	1992-03-01	Weaver et al.	Applicant
US5146504(A)	1992-09-01	Pinckley	Examiner
US5187396(A)	1993-02-01	Armstrong, II et al.	Applicant
US5311309(A)	1994-05-01	Ersoz et al.	Applicant
US5317217(A)	1994-05-01	Rieger et al.	Applicant
US5351087(A)	1994-09-01	Christopher et al.	Applicant
US5414614(A)	1995-05-01	Fette et al.	Applicant
US5420643(A)	1995-05-01	Romesburg et al.	Applicant
US5486871(A)	1996-01-01	Filliman et al.	Applicant
US5532916(A)	1996-07-01	Tamagawa	Applicant
US5541547(A)	1996-07-01	Lam	Applicant
US5581454(A)	1996-12-01	Collins	Applicant
US5646621(A)	1997-07-01	Cabler et al.	Applicant
US5715526(A)	1998-02-01	Weaver, Jr. et al.	Applicant
US5767744(A)	1998-06-01	Irwin et al.	Applicant
US5822318(A)	1998-10-01	Tiedemann, Jr. et al.	Applicant
US5898342(A)	1999-04-01	Bell	Applicant
US5905407(A)	1999-05-01	Midya	Applicant
US5936464(A)	1999-08-01	Grondahl	Applicant
US6043610(A)	2000-03-01	Buell	Applicant
US6043707(A)	2000-03-01	Budnik	Applicant
US6055168(A)	2000-04-01	Kotowski et al.	Applicant
US6070181(A)	2000-05-01	Yeh	Applicant
US6118343(A)	2000-09-01	Winslow	Applicant
US6133777(A)	2000-10-01	Savelli	Applicant
US6141541(A)	2000-10-01	Midya et al.	Applicant
US6147478(A)	2000-11-01	Skelton et al.	Applicant
US6166598(A)	2000-12-01	Schlueter	Applicant
US6198645(B1)	2001-03-01	Kotowski et al.	Applicant
US6204731(B1)	2001-03-01	Jiang et al.	Applicant
US6256482(B1)	2001-07-01	Raab	Applicant
US6300826(B1)	2001-10-01	Mathe et al.	Applicant
US6313681(B1)	2001-11-01	Yoshikawa	Applicant
US6348780(B1)	2002-02-01	Grant	Applicant
US6400775(B1)	2002-06-01	Gourgue et al.	Applicant
US6483281(B2)	2002-11-01	Hwang	Applicant
US6559689(B1)	2003-05-01	Clark	Applicant
US6566935(B1)	2003-05-01	Renous	Applicant
US6583610(B2)	2003-06-01	Groom et al.	Applicant
US6617930(B2)	2003-09-01	Nitta	Applicant
US6621808(B1)	2003-09-01	Sadri	Applicant
US6624712(B1)	2003-09-01	Cygan et al.	Examiner
US6658445(B1)	2003-12-01	Gau et al.	Applicant
US6681101(B1)	2004-01-01	Eidson et al.	Applicant
US6690652(B1)	2004-02-01	Sadri	Applicant
US6701141(B2)	2004-03-01	Lam	Applicant
US6703080(B2)	2004-03-01	Reyzelman et al.	Applicant
US6728163(B2)	2004-04-01	Gomm et al.	Applicant
US6744151(B2)	2004-06-01	Jackson et al.	Applicant
US6819938(B2)	2004-11-01	Sahota	Applicant
US6958596(B1)	2005-10-01	Sferrazza et al.	Applicant
US6995995(B2)	2006-02-01	Zeng et al.	Applicant
US7038536(B2)	2006-05-01	Cioffi et al.	Applicant
US7043213(B2)	2006-05-01	Robinson et al.	Applicant
US7058373(B2)	2006-06-01	Grigore	Applicant
US7099635(B2)	2006-08-01	McCune	Applicant
US7164893(B2)	2007-01-01	Leizerovich et al.	Applicant
US7200365(B2)	2007-04-01	Watanabe et al.	Applicant
US7233130(B1)	2007-06-01	Kay	Applicant
US7253589(B1)	2007-08-01	Potanin et al.	Applicant
US7254157(B1)	2007-08-01	Crotty et al.	Applicant
US7279875(B2)	2007-10-01	Gan et al.	Applicant
US7348847(B2)	2008-03-01	Whittaker	Applicant
US7394233(B1)	2008-07-01	Trayling et al.	Applicant
US7405618(B2)	2008-07-01	Lee et al.	Applicant
US7411316(B2)	2008-08-01	Pai	Applicant
US7414330(B2)	2008-08-01	Chen	Applicant
US7454238(B2)	2008-11-01	Vinayak et al.	Applicant
US7515885(B2)	2009-04-01	Sander et al.	Applicant
US7528807(B2)	2009-05-01	Kim et al.	Applicant
US7529523(B1)	2009-05-01	Young et al.	Applicant
US7539466(B2)	2009-05-01	Tan et al.	Applicant
US7595569(B2)	2009-09-01	Amerom et al.	Applicant
US7609114(B2)	2009-10-01	Hsieh et al.	Applicant
US7615979(B2)	2009-11-01	Caldwell	Applicant
US7627622(B2)	2009-12-01	Conrad et al.	Applicant
US7646108(B2)	2010-01-01	Paillet et al.	Applicant
US7653366(B2)	2010-01-01	Grigore	Applicant
US7679433(B1)	2010-03-01	Li	Applicant
US7684216(B2)	2010-03-01	Choi et al.	Applicant
US7696735(B2)	2010-04-01	Oraw et al.	Applicant
US7715811(B2)	2010-05-01	Kenington	Applicant
US7724837(B2)	2010-05-01	Filimonov et al.	Applicant
US7755431(B2)	2010-07-01	Sun	Applicant
US7773691(B2)	2010-08-01	Khlat et al.	Applicant
US7777459(B2)	2010-08-01	Williams	Applicant
US7782036(B1)	2010-08-01	Wong et al.	Applicant
US7783269(B2)	2010-08-01	Vinayak et al.	Applicant
US7800427(B2)	2010-09-01	Chae et al.	Applicant
US7805115(B1)	2010-09-01	McMorrow et al.	Applicant
US7856048(B1)	2010-12-01	Smaini et al.	Applicant
US7859336(B2)	2010-12-01	Markowski et al.	Applicant
US7880547(B2)	2011-02-01	Lee et al.	Applicant
US7894216(B2)	2011-02-01	Melanson	Applicant
US7898268(B2)	2011-03-01	Bernardon et al.	Applicant
US7898327(B2)	2011-03-01	Nentwig	Applicant
US7907010(B2)	2011-03-01	Wendt et al.	Applicant
US7915961(B1)	2011-03-01	Li	Applicant
US7923974(B2)	2011-04-01	Martin et al.	Applicant
US7965140(B2)	2011-06-01	Takahashi	Applicant
US7994864(B2)	2011-08-01	Chen et al.	Applicant
US8000117(B2)	2011-08-01	Petricek	Applicant
US8008970(B1)	2011-08-01	Homol et al.	Applicant
US8022761(B2)	2011-09-01	Drogi et al.	Applicant
US8026765(B2)	2011-09-01	Giovannotto	Applicant
US8044639(B2)	2011-10-01	Tamegai et al.	Applicant
US8054126(B2)	2011-11-01	Yang et al.	Applicant
US8068622(B2)	2011-11-01	Melanson et al.	Applicant
US8081199(B2)	2011-12-01	Takata et al.	Applicant
US8093951(B1)	2012-01-01	Zhang et al.	Applicant
US8159297(B2)	2012-04-01	Kumagai	Applicant
US8164388(B2)	2012-04-01	Iwamatsu	Applicant
US8174313(B2)	2012-05-01	Vice	Applicant
US8183917(B2)	2012-05-01	Drogi et al.	Applicant
US8183929(B2)	2012-05-01	Grondahl	Applicant
US8198941(B2)	2012-06-01	Lesso	Applicant
US8204456(B2)	2012-06-01	Xu et al.	Applicant
US8242813(B1)	2012-08-01	Wile et al.	Applicant
US8253485(B2)	2012-08-01	Clifton	Applicant
US8253487(B2)	2012-08-01	Hou et al.	Applicant
US8274332(B2)	2012-09-01	Cho et al.	Applicant
US8289084(B2)	2012-10-01	Morimoto et al.	Applicant
US8362837(B2)	2013-01-01	Koren et al.	Applicant
US8541993(B2)	2013-09-01	Notman et al.	Applicant
US8542061(B2)	2013-09-01	Levesque et al.	Applicant
US8548398(B2)	2013-10-01	Baxter et al.	Applicant
US8558616(B2)	2013-10-01	Shizawa et al.	Applicant
US8588713(B2)	2013-11-01	Khlat	Applicant
US8611402(B2)	2013-12-01	Chiron	Applicant
US8618868(B2)	2013-12-01	Khlat et al.	Applicant
US8624576(B2)	2014-01-01	Khlat et al.	Applicant
US8624760(B2)	2014-01-01	Ngo et al.	Applicant
US8626091(B2)	2014-01-01	Khlat et al.	Applicant
US8638165(B2)	2014-01-01	Shah et al.	Applicant
US8648657(B1)	2014-02-01	Rozenblit	Applicant
US8659355(B2)	2014-02-01	Henshaw et al.	Applicant
US8718582(B2)	2014-05-01	See et al.	Applicant
US8744382(B2)	2014-06-01	Hou et al.	Applicant
US8824978(B2)	2014-09-01	Briffa et al.	Applicant
US8829993(B2)	2014-09-01	Briffa et al.	Applicant
US8909175(B1)	2014-12-01	McCallister	Applicant
US8947162(B2)	2015-02-01	Wimpenny et al.	Applicant
US8981847(B2)	2015-03-01	Balteanu	Applicant
US2002/0071497(A1)	2002-06-01	Bengtsson et al.	Applicant
US2003/0017286(A1)	2003-01-01	Williams et al.	Applicant
US2003/0031271(A1)	2003-02-01	Bozeki et al.	Applicant
US2003/0062950(A1)	2003-04-01	Hamada et al.	Applicant
US2003/0137286(A1)	2003-07-01	Kimball et al.	Applicant
US2003/0146791(A1)	2003-08-01	Shvarts et al.	Applicant
US2003/0153289(A1)	2003-08-01	Hughes et al.	Examiner
US2003/0198063(A1)	2003-10-01	Smyth	Applicant
US2003/0206603(A1)	2003-11-01	Husted	Applicant
US2003/0220953(A1)	2003-11-01	Allred	Examiner
US2003/0232622(A1)	2003-12-01	Seo et al.	Applicant
US2004/0047329(A1)	2004-03-01	Zheng	Applicant
US2004/0051384(A1)	2004-03-01	Jackson et al.	Applicant
US2004/0124913(A1)	2004-07-01	Midya et al.	Applicant
US2004/0184569(A1)	2004-09-01	Challa et al.	Examiner
US2004/0196095(A1)	2004-10-01	Nonaka	Applicant
US2004/0219891(A1)	2004-11-01	Hadjichristos	Applicant
US2004/0239301(A1)	2004-12-01	Kobayashi	Applicant
US2004/0266366(A1)	2004-12-01	Robinson et al.	Applicant
US2004/0267842(A1)	2004-12-01	Allred	Applicant
US2005/0008093(A1)	2005-01-01	Matsuura et al.	Applicant
US2005/0032499(A1)	2005-02-01	Cho	Applicant
US2005/0047180(A1)	2005-03-01	Kim	Applicant
US2005/0064830(A1)	2005-03-01	Grigore	Applicant
US2005/0079835(A1)	2005-04-01	Takabayashi et al.	Applicant
US2005/0093630(A1)	2005-05-01	Whittaker et al.	Applicant
US2005/0110562(A1)	2005-05-01	Robinson et al.	Applicant
US2005/0122171(A1)	2005-06-01	Miki et al.	Applicant
US2005/0156582(A1)	2005-07-01	Redl et al.	Applicant
US2005/0156662(A1)	2005-07-01	Raghupathy et al.	Applicant
US2005/0157778(A1)	2005-07-01	Trachewsky et al.	Applicant
US2005/0200407(A1)	2005-09-01	Arai et al.	Applicant
US2005/0286616(A1)	2005-12-01	Kodavati	Applicant
US2006/0006946(A1)	2006-01-01	Burns et al.	Applicant
US2006/0062324(A1)	2006-03-01	Naito et al.	Applicant
US2006/0097711(A1)	2006-05-01	Brandt	Applicant
US2006/0128324(A1)	2006-06-01	Tan et al.	Applicant
US2006/0154637(A1)	2006-07-01	Eyries et al.	Applicant
US2006/0178119(A1)	2006-08-01	Jarvinen	Applicant
US2006/0181340(A1)	2006-08-01	Dhuyvetter	Applicant
US2006/0220627(A1)	2006-10-01	Koh	Applicant
US2006/0244513(A1)	2006-11-01	Yen et al.	Applicant
US2007/0008804(A1)	2007-01-01	Lu et al.	Applicant
US2007/0014382(A1)	2007-01-01	Shakeshaft et al.	Applicant
US2007/0024360(A1)	2007-02-01	Markowski	Applicant
US2007/0063681(A1)	2007-03-01	Liu	Applicant
US2007/0082622(A1)	2007-04-01	Leinonen et al.	Applicant
US2007/0146076(A1)	2007-06-01	Baba	Applicant
US2007/0182392(A1)	2007-08-01	Nishida	Applicant
US2007/0183532(A1)	2007-08-01	Matero	Applicant
US2007/0184794(A1)	2007-08-01	Drogi et al.	Applicant
US2007/0259628(A1)	2007-11-01	Carmel et al.	Applicant
US2008/0003950(A1)	2008-01-01	Haapoja et al.	Applicant
US2008/0044041(A1)	2008-02-01	Tucker et al.	Applicant
US2008/0081572(A1)	2008-04-01	Rofougaran	Applicant
US2008/0104432(A1)	2008-05-01	Vinayak et al.	Applicant
US2008/0150619(A1)	2008-06-01	Lesso et al.	Applicant
US2008/0205095(A1)	2008-08-01	Pinon et al.	Applicant
US2008/0242246(A1)	2008-10-01	Minnis et al.	Applicant
US2008/0252278(A1)	2008-10-01	Lindeberg et al.	Applicant
US2008/0258831(A1)	2008-10-01	Kunihiro et al.	Applicant
US2008/0280577(A1)	2008-11-01	Beukema et al.	Applicant
US2009/0004981(A1)	2009-01-01	Eliezer et al.	Applicant
US2009/0082006(A1)	2009-03-01	Pozsgay et al.	Applicant
US2009/0097591(A1)	2009-04-01	Kim	Applicant
US2009/0160548(A1)	2009-06-01	Ishikawa et al.	Examiner
US2009/0167260(A1)	2009-07-01	Pauritsch et al.	Applicant
US2009/0174466(A1)	2009-07-01	Hsieh et al.	Applicant
US2009/0184764(A1)	2009-07-01	Markowski et al.	Applicant
US2009/0190699(A1)	2009-07-01	Kazakevich et al.	Examiner
US2009/0191826(A1)	2009-07-01	Takinami et al.	Examiner
US2009/0218995(A1)	2009-09-01	Ahn	Applicant
US2009/0230934(A1)	2009-09-01	Hooijschuur et al.	Applicant
US2009/0261908(A1)	2009-10-01	Markowski	Applicant
US2009/0284235(A1)	2009-11-01	Weng et al.	Applicant
US2009/0289720(A1)	2009-11-01	Takinami et al.	Applicant
US2009/0319065(A1)	2009-12-01	Risbo	Applicant
US2010/0001793(A1)	2010-01-01	Van Zeijl et al.	Applicant
US2010/0017553(A1)	2010-01-01	Laurencin et al.	Applicant
US2010/0019749(A1)	2010-01-01	Katsuya et al.	Applicant
US2010/0019840(A1)	2010-01-01	Takahashi	Applicant
US2010/0026250(A1)	2010-02-01	Petty	Applicant
US2010/0045247(A1)	2010-02-01	Blanken et al.	Applicant
US2010/0171553(A1)	2010-07-01	Okubo et al.	Applicant
US2010/0253309(A1)	2010-10-01	Xi et al.	Applicant
US2010/0266066(A1)	2010-10-01	Takahashi	Applicant
US2010/0301947(A1)	2010-12-01	Fujioka et al.	Applicant
US2010/0308654(A1)	2010-12-01	Chen	Applicant
US2010/0311365(A1)	2010-12-01	Vinayak et al.	Applicant
US2010/0321127(A1)	2010-12-01	Watanabe et al.	Applicant
US2010/0327825(A1)	2010-12-01	Mehas et al.	Applicant
US2011/0018626(A1)	2011-01-01	Kojima	Applicant
US2011/0058601(A1)	2011-03-01	Kim et al.	Examiner
US2011/0084760(A1)	2011-04-01	Guo et al.	Applicant
US2011/0148375(A1)	2011-06-01	Tsuji	Applicant
US2011/0234182(A1)	2011-09-01	Wilson	Applicant
US2011/0235827(A1)	2011-09-01	Lesso et al.	Applicant
US2011/0260706(A1)	2011-10-01	Nishijima	Applicant
US2011/0279180(A1)	2011-11-01	Yamanouchi et al.	Applicant
US2011/0298433(A1)	2011-12-01	Tam	Applicant
US2011/0298539(A1)	2011-12-01	Drogi et al.	Applicant
US2012/0025907(A1)	2012-02-01	Koo et al.	Applicant
US2012/0025919(A1)	2012-02-01	Huynh	Applicant
US2012/0034893(A1)	2012-02-01	Baxter et al.	Applicant
US2012/0049953(A1)	2012-03-01	Khlat	Applicant
US2012/0068767(A1)	2012-03-01	Henshaw et al.	Applicant
US2012/0074916(A1)	2012-03-01	Trochut	Applicant
US2012/0133299(A1)	2012-05-01	Capodivacca et al.	Applicant
US2012/0139516(A1)	2012-06-01	Tsai et al.	Applicant
US2012/0154035(A1)	2012-06-01	Hongo et al.	Applicant
US2012/0154054(A1)	2012-06-01	Kaczman et al.	Applicant
US2012/0170334(A1)	2012-07-01	Menegoli et al.	Applicant
US2012/0176196(A1)	2012-07-01	Khlat	Applicant
US2012/0194274(A1)	2012-08-01	Fowers et al.	Applicant
US2012/0200354(A1)	2012-08-01	Ripley et al.	Applicant
US2012/0236444(A1)	2012-09-01	Srivastava et al.	Applicant
US2012/0244916(A1)	2012-09-01	Brown et al.	Applicant
US2012/0269240(A1)	2012-10-01	Balteanu et al.	Applicant
US2012/0299647(A1)	2012-11-01	Honjo et al.	Applicant
US2013/0034139(A1)	2013-02-01	Khlat et al.	Applicant
US2013/0094553(A1)	2013-04-01	Paek et al.	Applicant
US2013/0169245(A1)	2013-07-01	Kay et al.	Applicant
US2013/0214858(A1)	2013-08-01	Tournatory et al.	Applicant
US2013/0229235(A1)	2013-09-01	Ohnishi	Applicant
US2013/0307617(A1)	2013-11-01	Khlat et al.	Applicant
US2013/0328613(A1)	2013-12-01	Kay et al.	Applicant
US2014/0009200(A1)	2014-01-01	Kay et al.	Applicant
US2014/0009227(A1)	2014-01-01	Kay et al.	Applicant
US2014/0028370(A1)	2014-01-01	Wimpenny	Applicant
US2014/0028392(A1)	2014-01-01	Wimpenny	Applicant
CN1211355(A)	1999-03-01		Applicant
CN101201891(A)	2008-06-01		Applicant
CN101867284(A)	2010-10-01		Applicant
EP755121(A2)	1997-01-01		Applicant
EP1317105(A1)	2003-06-01		Applicant
EP1492227(A1)	2004-12-01		Applicant
EP1557955(A1)	2005-07-01		Applicant
EP1569330(A1)	2005-08-01		Applicant
EP2214304(A1)	2010-08-01		Applicant
EP2244366(A1)	2010-10-01		Applicant
EP2372904(A1)	2011-10-01		Applicant
EP2579456(A1)	2013-04-01		Applicant
GB2398648(A)	2004-08-01		Applicant
GB2462204(A)	2010-02-01		Applicant
GB2465552(A)	2010-05-01		Applicant
GB2484475(A)	2012-04-01		Applicant
WO48306(A1)	2000-08-01		Applicant
WO4002006(A1)	2003-12-01		Applicant
WO2004082135(A2)	2004-09-01		Applicant
WO2005013084(A2)	2005-02-01		Applicant
WO2006021774(A1)	2006-03-01		Applicant
WO2006070319(A1)	2006-07-01		Applicant
WO2006073208(A1)	2006-07-01		Applicant
WO2007107919(A1)	2007-09-01		Applicant
WO2007149346(A2)	2007-12-01		Applicant
WO2012151594(A2)	2012-11-01		Applicant
WO2012172544(A1)	2012-12-01		Applicant

Non-Patent Literature (155)

Non-final Office Action for U.S. Appl. No. 13/218,400 mailed Nov. 8, 2012, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/316,229 mailed Nov. 14, 2012, 9 pages.Applicant
Non-final Office Action for U.S. Appl. No. 13/222,484 mailed Nov. 8, 2012, 9 pages.Applicant
International Preliminary Report on Patentability for PCT/US11/49243 mailed Nov. 13, 2012, 33 pages.Applicant
Non-final Office Action for U.S. Appl. No. 13/089,917 mailed Nov. 23, 2012, 6 pages.Applicant
Non final Office Action for 13/222,453 mailed Dec. 6, 2012, 13 pages.Applicant
International Preliminary Report on Patentability for PCT/US2011/033037 mailed Oct. 23, 2012, 7 pages.Applicant
International Search Report for PCT/US2011/054106 mailed Feb. 9, 2012, 11 pages.Applicant
International Search Report for PCT/US12/40317 mailed Sep. 7, 2012, 7 pages.Applicant
International Search Report for PCT/US2012/046887 mailed Dec. 21, 2012, 12 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/188,024, mailed Feb. 5, 2013, 8 pages.Applicant
International Search Report and Written Opinion for PCT/US2012/062070, mailed Jan. 21, 2013, 12 pages.Applicant
Dixon, N., “Standardization boosts momentum for Envelope tracking,” Microwave Engineers, Europe, Apr. 20, 2011, 2 pages, http://www.mwee.com/en/standardisation-boosts-momentum-for-envelope-tracking.html?cmp—ids=71&news—ids=222901746.Applicant
Knutson, P, et al., “An Optimal Approach to Digital Raster Mapper Design,” 1991 IEEE International Conference on Consumer Electronics held Jun. 5-7, 1991, vol. 37, Issue 4, published Nov. 1991, pp. 746-752.Applicant
Le, Hanh-Phuc et al., “A 32nm Fully Integrated Reconfigurable Switched-Capacitor DC-DC Convertor Delivering 0.55W/mm^2 at 81% Efficiency,” 2010 IEEE International Solid State Circuits Conference, Feb. 20-24, 2010, pp. 210-212.Applicant
Sahu, B. et al., “Adaptive Power Management of Linear RF Power Amplifiers in Mobile Handsets—An Integrated System Design Approach,” submission for IEEE Asia Pacific Microwave Conference, Mar. 2004, 4 pages.Applicant
Unknown, “Nujira files 100th envelope tracking patent,” CS: Compound Semiconductor, Apr. 11, 2011, 1 page.Applicant
Non-final Office Action for U.S. Appl. No. 12/112,006 mailed Apr. 5, 2010, 6 pages.Applicant
Notice of Allowance for U.S. Appl. No. 12/112,006 mailed Jul. 19, 2010, 6 pages.Applicant
International Search Report for PCT1US11/033037 mailed Aug. 9, 2011, 10 pages.Applicant
International Search Report for PCT/US2011/044857 mailed Oct. 24, 2011, 10 pages.Applicant
International Search Report for PCT/US11/49243 mailed Dec. 22, 2011, 9 pages.Applicant
Non-final Office Action for U.S. Appl. No. 11/113,873, now Patent No. 7,773,691 mailed Feb. 1, 2008, 17 pages.Applicant
Final Office Action for U.S. Appl. No. 11/113,873, now Patent No. 7,773,691, mailed Jul. 30, 2008, 19 pages.Applicant
Non-final Office Action for U.S. Appl. No. 11/113,873, now Patent No. 7,773,691, mailed Nov. 26, 2008, 22 pages.Applicant
Final Office Action for U.S. Appl. No. 11/113,873, now Patent No. 7,773,691, mailed May 4, 2009, 20 pages.Applicant
Non-final Office Action for U.S. Appl. No. 11/113,873, now Patent No. 7,773,691, mailed Feb. 3, 2010, 21 pages.Applicant
Notice of Allowance for U.S. Appl. No. 11/113,873, now Patent No. 7,773,691, mailed Jun. 9, 2010, 7 pages.Applicant
Kim, N. et al, “Ripple feedback filter suitable for analog/digital mixed-mode audio amplifier for improved efficiency and stability,” Power Electronics Specialists Conference, vol. 1, Jun. 23, 2002, pp. 45-49.Applicant
International Search Report for PCT/US06/12619 mailed May 8, 2007, 2 pages.Applicant
International Search Report and Written Opinion for PCT/US2011/061009 mailed Feb. 8, 2012, 14 pagesApplicant
Invitation to Pay Additional Fees and Where Applicable Protest Fee for PCT/US2011/061007 mailed Feb. 13, 2012, 7 pages.Applicant
Kim et al., “High Efficiency and Wideband Envelope Tracking Power Amplifiers with Sweet Spot Tracking,” 2010 IEEE Radio Frequency Integrated Circuits Symposium, May 23-25, 2010, pp. 255-258.Applicant
International Search Report for PCT/US2011/064255 mailed Apr. 3, 2012, 12 pages.Applicant
Extended European Search Report for application 06740532.4 mailed Dec. 7, 2010, 7 pages.Applicant
Choi, J. et al., “A New Power Management IC Architecture for Envelope Tracking Power Amplifier,” IEEE Transactions on Microwave Theory and Techniques, vol. 59, No. 7, Jul. 2011, pp. 1796-1802.Applicant
International Search Report for PCT/US2012/023495 mailed May 7, 2012, 13 pages.Applicant
Hekkala, A. et al., “Adaptive time misalignment compensation in envelope tracking amplifiers,” International Symposium on Spread Spectrum Techniques and Applications, Aug. 2008, pp. 761-765.Applicant
Invitation to Pay Additional Fees and Where Applicable Protest Fee for PCT/US2012/024124 mailed Jun. 1, 2012, 7 pages.Applicant
Li et al., “A highly efficient SiGe differential power amplifier using an envelope-tracking technique for 3GPP LTE applications,” IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Oct. 4-6, 2010, pp. 121-124.Applicant
Cidronali, A. et al., “A 240W dual-band 870 and 2140 MHz envelope tracking GaN PA designed by a probability distribution conscious approach,” IEEE MTT-S International Microwave Symposium Digest, Jun. 5-10, 2011, 4 pages.Applicant
International Search Report for PCT/US2011/061007 mailed Aug. 16, 2012, 16 pages.Applicant
International Search Report for PCT/US2012/024124 mailed Aug. 24, 2012, 14 pages.Applicant
International Search Report for US PCT/US2012/036858 mailed Aug. 9, 2012, 7 pages.Applicant
International Search Report for US PCT/US2012/036858 mailed Aug. 10, 2012, 8 pages.Applicant
International Preliminary Report on Patentability for PCT/US2011/054106 mailed Apr. 11, 2013, 8 pages.Applicant
International Preliminary Report on Patentability for PCT/US2011/061007 mailed May 30, 2013, 11 pages.Applicant
International Preliminary Report on Patentability for PCT/US2011/061009 mailed May 30, 2013, 10 pages.Applicant
International Preliminary Report on Patentability for PCT/US2011/064255, mailed Jun. 20, 2013, 7 pages.Applicant
Lie, Donald Y.C. et al., “Design of Highly-Efficient Wideband RF Polar Transmitters Using Envelope-Tracking (ET) for Mobile WiMAX/Wibro Applications,” IEEE 8th International Conference on ASIC (ASCION), Oct. 20-23, 2009, pp. 347-350.Applicant
Lie, Donald Y.C. et al., “Highly Efficient and Linear Class E SiGe Power Amplifier Design,” 8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Oct. 23-26, 2006, pp. 1526-1529.Applicant
Notice of Allowance for U.S. Appl. No. 13/363,888, mailed Jul. 18, 2013, 9 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/222,453, mailed Aug. 22, 2013, 8 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/367,973, mailed Sep. 24, 2013, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/423,649, mailed Aug. 30, 2013, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/316,229, mailed Aug. 29, 2013, 8 pages.Applicant
Quayle Action for U.S. Appl. No. 13/531,719, mailed Oct. 10, 2013, 5 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/550,060, mailed Aug. 16, 2013, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/222,484, mailed Aug. 26, 2013, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/602,856, mailed Sep. 24, 2013, 9 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/188,024, mailed Jun. 18, 2013, 8 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/423,649, mailed May 22, 2013, 7 pages.Applicant
Advisory Action for U.S. Appl. No. 13/222,484, mailed Jun. 14, 2013, 3 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/343,840, mailed Jul. 1, 2013, 8 pages.Applicant
International Preliminary Report on Patentability for PCT/US2012/024124, mailed Aug. 22, 2013, 8 pages.Applicant
International Preliminary Report on Patentability for PCT/US2012/023495, mailed Aug. 15, 2013, 10 pages.Applicant
International Preliminary Report on Patentability for PCT/US2011/044857 mailed Mar. 7, 2013, 6 pages.Applicant
International Search Report and Written Opinion for PCT/US2012/053654 mailed Feb. 15, 2013, 11 pages.Applicant
International Search Report and Written Opinion for PCT/US2012/067230 mailed Feb. 21, 2013, 10 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/218,400 mailed Apr. 11, 2013, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/222,453 mailed Feb. 21, 2013, 7 pages.Applicant
Final Office Action for U.S. Appl. No. 13/222,484 mailed Apr. 10, 2013, 10 pages.Applicant
Notice of Allowance for U.S. Appl. No. 14/022,858, mailed Oct. 25, 2013, 9 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/550,049, mailed Nov. 25, 2013, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 12/836,307, mailed Nov. 5, 2013, 6 pages.Applicant
Examination Report for European Patent Application No. 11720630, mailed Aug. 16, 2013, 5 pages.Applicant
Wu, Patrick Y. et al., “A Two-Phase Switching Hybrid Supply Modulator for RF Power Amplifiers with 9% Efficiency Improvement,” IEEE Journal of Solid-State Circuits, vol. 45, No. 12, Dec. 2010, pp. 2543-2556.Applicant
Yousefzadeh, Vahid et al., “Band Separation and Efficiency Optimization in Linear-Assisted Switching Power Amplifiers,” 37th IEEE Power Electronics Specialists Conference, Jun. 18-22, 2006, pp. 1-7.Applicant
International Preliminary Report on Patentability for PCT/US2012/040317, mailed Dec. 12, 2013, 5 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/531,719, mailed Dec. 30, 2013, 7 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/022,940, mailed Dec. 20, 2013, 5 pages.Applicant
International Search Report and Written Opinion for PCT/US2013/052277, mailed Jan. 7, 2014, 14 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/297,490, mailed Feb. 27, 2014, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/550,049, mailed Mar. 6, 2014, 5 pages.Applicant
International Preliminary Report on Patentability for PCT/US2012/046887, mailed Jan. 30, 2014, 8 pages.Applicant
International Preliminary Report on Patentability for PCT/US2012/053654, mailed Mar. 13, 2014, 7 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/661,552, mailed Feb. 21, 2014, 5 pages.Applicant
International Search Report and Written Opinion for PCT/US2013/065403, mailed Feb. 5, 2014, 11 pages.Applicant
Notice of Allowance for U.S. Appl. No. 12/836,307 mailed May 5, 2014, 6 pages.Applicant
Notice of Allowance for U.S. Appl. No. 14/022,858 mailed May 27, 2014, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/367,973 mailed Apr. 25, 2014, 5 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/647,815 mailed May 2, 2014, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/689,883 mailed Mar. 27, 2014, 13 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/692,084 mailed Apr. 10, 2014, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/684,826 mailed Apr. 3, 2014, 5 pages.Applicant
Notice of Allowance for U.S. Appl. No. 14/022,940, mailed Jun. 10, 2014, 7 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/714,600 mailed May 9, 2014, 14 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/951,976 mailed Apr. 4, 2014, 7 pages.Applicant
Examination Report for European Patent Application No. 11720630.0 issued Mar. 18, 2014, 4 pages.Applicant
International Preliminary Report on Patentability for PCT/US2012/062070 mailed May 8, 2014, 8 pages.Applicant
International Search Report and Written Opinion for PCT/US2012/062110 issued Apr. 8, 2014, 12 pages.Applicant
International Preliminary Report on Patentability for PCT/US2012/062110 mailed May 8, 2014, 9 pages.Applicant
Hassan, Muhammad, et al., “A Combined Series-Parallel Hybrid Envelope Amplifier for Envelope Tracking Mobile Terminal RF Power Amplifier Applications,” IEEE Journal of Solid-State Circuits, vol. 47, No. 5, May 1, 2012, pp. 1185-1198.Applicant
Hoversten, John, et al, “Codesign of PA, Supply, and Signal Processing for Linear Supply-Modulated RF Transmitters,” IEEE Transactions on Microwave Theory and Techniques, vol. 60, No. 6, Jun. 2012, pp. 2010-2020.Applicant
European Search Report for Patent Application No. 14162682.0, issued Aug. 27, 2014, 7 pages.Applicant
International Preliminary Report on Patentability and Written Opinion for PCT/US2012/067230, mailed Jun. 12, 2014, 7 pages.Applicant
International Search Report and Written Opinion for PCT/US2014/028089, mailed Jul. 17, 2014, 10 pages.Applicant
Invitation to Pay Additional Fees and Partial International Search Report for PCT/US2014/028178, mailed Jul. 24, 2014, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 14/072,140, mailed Aug. 27, 2014, 8 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/072,225, mailed Aug. 15, 2014, 4 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/486,012, mailed Jul. 28, 2014, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/548,283, mailed Sep. 3, 2014, 7 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/689,883, mailed Aug. 27, 2014, 12 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/661,552, mailed Jun. 13, 2014, 5 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/692,084, mailed Jul. 23, 2014, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/690,187, mailed Sep. 3, 2014, 9 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/684,826, mailed Jul. 18, 2014, 7 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/782,142, mailed Sep. 4, 2014, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 12/836,307, mailed Sep. 25, 2014, 5 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/367,973, mailed Sep. 15, 2014, 7 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/647,815, mailed Sep. 19, 2014, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/661,227, mailed Sep. 29, 2014, 24 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/684,826, mailed Sep. 8, 2014, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/714,600, mailed Oct. 15, 2014, 13 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/914,888, mailed Oct. 17, 2014, 10 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/747,725, mailed Oct. 7, 2014, 6 pages.Applicant
Extended European Search Report for European Patent Application No. 12794149.0, issued Oct. 29, 2014, 6 pages.Applicant
International Search Report and Written Opinion for PCT/US2014/012927, mailed Sep. 30, 2014, 11 pages.Applicant
International Search Report and Written Opinion for PCT/US2014/028178, mailed Sep. 30, 2014, 17 pages.Applicant
First Office Action for Chinese Patent Application No. 201280026559.0, issued Nov. 3, 2014, 14 pages (with English translation0.Applicant
Notice of Allowance for U.S. Appl. No. 14/072,140, mailed Dec. 2, 2014, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/486,012, mailed Nov. 21, 2014, 8 pages.Applicant
Final Office Action for U.S. Appl. No. 13/689,883, mailed Jan. 2, 2015, 13 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/690,187, mailed Dec. 19, 2014, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/747,694, mailed Dec. 22, 2014, 9 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/951,976, mailed Dec. 26, 2014, 9 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/747,749, mailed Nov. 12, 2014, 32 pages.Applicant
Notice of Allowance for U.S. Appl. No. 12/836,307, mailed Mar. 2, 2015, 6 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/122,852, mailed Feb. 27, 2015, 5 pages.Applicant
Advisory Action for U.S. Appl. No. 13/689,883, mailed Apr. 20, 2015, 3 pages.Applicant
Advisory Action for U.S. Appl. No. 13/661,227, mailed May 12, 2015, 3 pages.Applicant
Final Office Action for U.S. Appl. No. 13/714,600, mailed Mar. 10, 2015, 14 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/056,292, mailed Mar. 6, 2015, 8 pages.Applicant
Notice of Allowance for U.S. Appl. No. 13/747,725, mailed May 13, 2015, 9 pages.Applicant
Final Office Action for U.S. Appl. No. 13/747,749, mailed Mar. 20, 2015, 35 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/072,120, mailed Apr. 14, 2015, 8 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/552,768, mailed Apr. 20, 2015, 12 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/689,922, mailed Apr. 20, 2015, 19 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/727,911, mailed Apr. 20, 2015, 10 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/163,229, mailed Apr. 23, 2015, 9 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 14/163,256, mailed Apr. 23, 2015, 9 pages.Applicant
Notice of Allowance for U.S. Appl. No. 14/176,611, mailed Apr. 27, 2015, 7 pages.Applicant
Non-Final Office Action for U.S. Appl. No. 13/689,940, mailed May 14, 2015, 7 pages.Applicant
European Search Report for European Patent Application No. 14190851.7, issued Mar. 5, 2015, 6 pages.Applicant
International Preliminary Report on Patentability for PCT/US2013/065403, mailed Apr. 30, 2015, 8 pages.Applicant