US 8,901,604 B2Grant
Semiconductor devices with guard rings
Issue Date:2014-12-02
•41 Claims
•13 Drawing Sheets
Abstract
Semiconductor devices with guard rings are described. The semiconductor devices may be, e.g., transistors and diodes designed for high-voltage applications. A guard ring is a floating electrode formed of electrically conducting material above a semiconductor material layer. A portion of an insulating layer is between at least a portion of the guard ring and the semiconductor material layer. A guard ring may be located, for example, on a transistor between a gate and a drain electrode. A semiconductor device may have one or more guard rings.
Metadata
Assignee
- Transphorm Inc.
Inventors
- Umesh Mishra
- Srabanti Chowdhury
- Yuvaraj Dora
Application Information
Application Number:US 13/226,380
Filing Date:2011-09-06
Priority Date:2011-09-06
Art Unit:2811
Classifications
IPC:
H01L29/02H01L29/66H01L29/40H01L29/778H01L29/06H01L29/872H01L29/20H01L29/423H01L29/417
Field of Search:
H01L 29/7811H01L 29/402H01L 29/404H01L 29/0638H01L 29/66348H01L 29/66462H01L 29/6642H01I 29/0619H01I 29/402
Patent Drawings (13 sheets)
Description
Technical Field
[0001] This invention relates to semiconductor electronic devices, specifically devices with guard rings.
Background
[0002] To date, most transistors used in power electronic applications have typically been fabricated with silicon (Si) semiconductor materials. Common transistor devices for power applications include Si CoolMOS, Si Power MOSFETs, and Si Insulated Gate Bipolar Transistors (IGBTs). While Si power devices are inexpensive, they suffer from a number of disadvantages, including relatively low switching speeds and high levels of electrical noise. More recently, silicon carbide (SiC) power devices have been considered due to their superior properties. III-Nitride (III-N) semiconductor devices are now emerging as an attractive candidate to carry large currents and support high voltages, and provide very low on resistance, high voltage device operation, and fast switching times. A typical III-N high electron mobility transistor (HEMT), shown in FIG. 1 , comprises a substrate 10, a III-N channel layer 11, such as a layer of GaN, atop the substrate, and a III-N barrier layer 12, e.g., a layer of AlxGa1-xN, atop the III-N channel layer. A two-dimensional electron gas (2DEG) channel 19 is induced in the III-N channel layer 11 near the interface between the III-N channel layer 11 and the III-N barrier layer 12. Source and drain electrodes 14 and 15, respectively, form ohmic contacts to the 2DEG channel. Gate 16 modulates the portion of the 2DEG in the gate region, e.g., beneath gate 16.
[0003] In typical power switching applications for which high-voltage switching transistors are used, the transistor may be in one of two states. In the first state, which is commonly referred to as the “on state”, the voltage at the gate electrode relative to the source electrode is higher than the transistor threshold voltage, and substantial current flows through the transistor. In this state, the voltage difference between the source and drain is typically low, usually no more than a few volts, e.g., about 0.1-5 volts. In the second state, which is commonly referred to as the “off state”, the voltage at the gate electrode relative to the source electrode is lower than the transistor threshold voltage, and no substantial current flows through the transistor. In this second state, the voltage between the source and drain can range anywhere from about 0V to the value of the circuit high voltage supply, which in some cases can be as high as 100V, 300V, 600V, 1200V, 1700V, or higher. When the transistor is in the off state, it is said to be “blocking a voltage” between the source and drain. As used herein, “blocking a voltage” refers to the ability of a transistor, diode, device, or component to prevent significant current, e.g., current that is greater than 0.001 times the operating current during regular conduction, from flowing through the transistor, diode, device, or component when a voltage is applied across the transistor, diode, device, or component. In other words, while a transistor, diode, device, or component is blocking a voltage that is applied across it, the total current passing through the transistor, diode, device, or component will not be greater than 0.001 times the operating current during regular conduction.
[0004] When a device is operated in the off-state, large electric fields may be present in the material layers, especially when the device is a high-voltage device and is used in high-voltage applications. As used herein, a “high-voltage device”, such as a high-voltage transistor or diode, is an electronic device which is optimized for high-voltage switching applications. That is, in the case the device is a high-voltage transistor, when the transistor is off, it is capable of blocking high voltages, such as about 100V or higher, about 300V or higher, about 600V or higher, about 1200V or higher, or about 1700V or higher, and when the transistor is on, it has a sufficiently low on-resistance (RON) for the application in which it is used, i.e., it experiences sufficiently low conduction loss when a substantial current passes through the device. In the case the device is a high-voltage diode, when the diode is reverse biased, it is capable of blocking high voltages, such as about 100V or higher, about 300V or higher, about 600V or higher, about 1200V or higher, or about 1700V or higher, and when the diode is forward biased, it has a sufficiently low on-resistance RON or on-voltage VON for the application in which it is used. A high-voltage device may be at least capable of blocking a voltage equal to the high-voltage supply or the maximum voltage in the circuit for which it is used. A high-voltage device may be capable of blocking 100V, 300V, 600V, 1200V, 1700V, or other suitable blocking voltage required by the application. In other words, a high-voltage device may be designed to block any voltage between 0V and at least Vmax, where Vmax is the maximum voltage that could be supplied by the circuit or power supply. In some implementations, a high-voltage device can block any voltage between 0V and at least 2*Vmax.
[0005] Field plates are commonly used in high-voltage devices to shape the electric field in the high-field region of the device in such a way that reduces the peak electric field and increases the device breakdown voltage, thereby allowing for higher voltage operation. In a field-effect transistor (FET), the high-field region in the device is primarily in the access region between the gate and the drain, e.g., region 24 in FIG. 3 . Hence, the field plate in a FET is typically placed on top of the portion of the drain access region adjacent to the drain-side edge of the gate, as seen in FIGS. 2 and 3 . As used herein, the “access regions” of a transistor refer to the regions between the source and gate electrodes and between the gate and drain electrodes of the transistor, e.g., regions 23 and 24 indicated in FIG. 3 . Region 23, the access region on the source side of the gate, is typically referred to as the source access region, and region 24, the access region on the drain side of the gate, is typically referred to as the drain access region. As used herein, the “gate region” of a transistor refers to the portion of the transistor between the two access regions, e.g., region 25 in FIG. 3 .
[0006] Examples of field plated III-N HEMTs are shown in FIGS. 2 and 3 . In addition to the layers included in the device of FIG. 1 , the device in FIG. 2 includes a field plate 18 which is connected to gate 16, and an insulator layer 13 (e.g., a layer of SiN) that is at least partially between the field plate and the barrier layer 12. Field plate 18 can include or be formed of the same material as gate 16, or it can alternatively be formed of a different conducting material or layer. Insulator layer 13 can act as a surface passivation layer, preventing or suppressing voltage fluctuations at the surface of the III-N material adjacent to insulator layer 13. FIG. 3 shows an example of a III-N HEMT with a slant field plate. The device of FIG. 3 is similar to that of FIG. 2 , except that the insulator layer 13 includes a slanted edge 26 on the drain side of the gate, and the field plate 28 is on top of and contacting the slanted edge 26; hence the field plate 28 is referred to as a slant field plate. The slanted edge 26 includes at least a substantial portion which is at a non-perpendicular angle to a main surface of the semiconductor material structure 32. Alternative field plate structures to those shown in FIGS. 2 and 3 have also been used.
[0007] In order for a field plate to effectively minimize the peak electric field when the device is blocking a voltage, it is electrically connected to a supply of mobile charge, which is typically accomplished by electrically connecting the field plate to the gate electrode, as shown in FIGS. 2-3 , or in some cases by electrically connecting the field plate to the source electrode. As used herein, two or more contacts or other elements such as conductive layers or components are said to be “electrically connected” if they are connected by a material which is sufficiently conducting so that the electric potential at each of the contacts or other elements will be similar, e.g., about the same or substantially the same, after a period of time. Elements which are not electrically connected are said to be “electrically isolated”. Electrically isolated elements, although not maintained at substantially the same potential at all times, can be capacitively or inductively coupled.
[0008] While field plates have been shown to enable III-N HEMTs with very large breakdown voltages, they can cause an increase in the input capacitance (gate capacitance) of the transistor, resulting in slower transistor speeds and, in the case of power switching applications, larger gate currents during switching. In order to enable devices with even higher operating voltages and/or breakdown voltages than those which are currently possible with modern field plate structures, as well as improving other aspects of device performance, additional improvements in device design are necessary.
Summary
[0009] Semiconductor devices with guard rings are described. The semiconductor devices may be, e.g., transistors and diodes designed for high-voltage applications. A guard ring is a floating electrode formed of electrically conducting material above a semiconductor material layer. A portion of an insulating layer is between a portion of the guard ring and the semiconductor material layer. A guard ring may be located, for example, on a transistor between a gate and a drain electrode. A semiconductor device may have one or more guard rings.
[0010] In one aspect, a semiconductor transistor is described. The transistor includes a semiconductor material layer, a conductive channel in the semiconductor material layer, a source electrode and a drain electrode contacting the conductive channel, a gate between the source electrode and the drain electrode, an insulating layer on a surface of the semiconductor material layer, and a guard ring above the semiconductor material layer and between the gate and the drain electrode. The guard ring includes or is formed of an electrically conductive material which is electrically isolated from the source electrode, the drain electrode, and the gate. A portion of the insulating layer is between at least a portion of the guard ring and the semiconductor material layer.
[0011] In another aspect, a semiconductor diode is described. The diode includes a semiconductor material layer, a conductive channel in the semiconductor material layer, a cathode, and an anode. The cathode contacts the conductive channel. The diode further includes an insulating layer on a surface of the semiconductor material layer and a guard ring above the semiconductor material layer and between the cathode and the anode. The guard ring includes or is formed of an electrically conductive material which is electrically isolated from the cathode and the anode.
[0012] The transistors and diodes described herein can include one or more of the following. The guard ring can include a field mitigating portion. The field mitigating portion can include or be formed of electrically conductive material extending from the guard ring towards the drain electrode or the cathode. The guard ring can include a main portion extending from a top of the insulating layer towards a bottom of the insulating layer, with the field mitigation portion substantially perpendicular to the main portion and extending from the main portion towards the drain electrode. The field mitigating portion can be formed on top of first and second separating portions of the insulating layer, and where the first separating portion is narrower than the second separating portion. The field mitigating portion can be slanted, being formed around a via in the insulating layer that is narrower towards the bottom of the insulating layer and wider towards the top of the insulating layer. The semiconductor transistor or diode can further include one or more additional guard rings between the guard ring and the drain electrode or the cathode. The guard ring may not be electrically connected to (i.e., may be electrically isolated from) any DC and/or AC voltage sources. The guard ring can extend from a top of the insulating layer towards a bottom of the insulating layer without contacting the semiconductor material layer. The minimum separation between the guard ring and the semiconductor material layer can be at least 20 nanometers. The guard ring can extend from a top of the insulating layer towards a bottom of the insulating layer and contact the semiconductor material layer. The guard ring can be a distance from the gate or the anode where a depletion region in the semiconductor material layer extends prior to or at breakdown of the transistor or diode in a similar transistor or diode which lacks the guard ring. The transistor or diode can further include a field plate. The field plate can be electrically connected to the gate or the anode. The field plate can include or be formed of electrically conducting material contacting the gate or anode and extending from the gate or anode towards the drain electrode or the cathode. The field plate can be slanted, being formed around a via in the insulating layer that is narrower towards a bottom of the insulating layer and wider towards a top of the insulating layer. The transistor or diode can be a III-N device. The semiconductor material layer can include a III-N channel layer and a III-N barrier layer above the III-N channel layer. The conductive channel can be a two-dimensional electron gas (2DEG) channel induced in the III-N channel layer near the interface between the III-N channel layer and the III-N barrier layer. The III-N channel layer can include a layer of GaN. The III-N barrier layer can include a layer of AlxGa1-xN. The transistor or diode can be a high-voltage device.
[0013] In yet another aspect, a method of manufacturing a semiconductor transistor is described. The method includes forming a semiconductor material layer on a substrate, forming an insulating layer on top of the semiconductor material layer, adding source and drain electrodes contacting a conductive channel in the semiconductor material layer, etching the insulating layer to receive a deposition of conductive material, and depositing conductive material to form a gate between the source electrode and the drain electrode and a guard ring between the gate and the drain electrode. The guard ring is electrically isolated from the source electrode, the drain electrode, and the gate, and a portion of the insulating layer is between at least a portion of the guard ring and the semiconductor material layer.
[0014] In still another aspect, a method of manufacturing a semiconductor diode is described. The method includes forming a semiconductor material layer on a substrate, forming an insulating layer on top of the semiconductor material layer, and adding a cathode and an anode. The cathode contacts a conductive channel in the semiconductor material layer. The method further includes etching the insulating layer to receive a deposition of conductive material, and depositing conductive material to form a guard ring between the cathode and the anode, such that the guard ring is electrically isolated from the cathode and the anode.
[0015] Methods of manufacturing semiconductor transistors or diodes can include one or more of the following. Etching the insulating layer can include etching the insulating layer so that the guard ring is a distance from the gate or anode where a depletion region in the semiconductor material layer extends prior to or at breakdown of the transistor or diode in a similar transistor or diode which lacks the guard ring. Etching the insulating layer can include etching the insulating layer to define a guard ring including a field mitigating portion extending from the guard ring towards the drain electrode or the cathode. The field mitigating portion can include a plurality of perpendicular field mitigating portions between the top of the insulating layer and the bottom of the insulating layer, each perpendicular field mitigating portion extending perpendicularly from the main portion towards the drain electrode. The field mitigating portion can be slanted, being formed around a via in the insulating layer that is narrower towards the bottom of the insulating layer and wider towards the top of the insulating layer. Etching the insulating layer can include etching the insulating layer to define one or more additional guard rings between the guard ring and the drain electrode or the cathode. Etching the insulating layer can include etching the insulating layer to define a field plate. The methods can further include depositing conductive material so that the field plate is electrically connected to the gate or the anode. Forming the semiconductor material layer can include forming a III-N channel layer and a III-N barrier layer above the III-N channel layer. The guard ring may not be electrically connected to (i.e., may be electrically isolated from) any DC and/or AC voltage sources.
[0016] Particular embodiments of the subject matter described in this specification can be implemented so as to realize one or more of the following advantages. Semiconductor devices including guard rings may have increased breakdown voltages. The breakdown voltage of a semiconductor device may be increased without increasing the capacitance of the device at lower voltages. Semiconductor devices with higher breakdown voltages may be manufactured in fewer steps.
[0017] The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.
Description of Drawings
[0018] FIG. 1 illustrates a III-N high electron mobility transistor.
[0019] FIG. 2 illustrates a III-N high electron mobility transistor including a field plate.
[0020] FIG. 3 illustrates a III-N high electron mobility transistor including a slant field plate.
[0021] FIG. 4 is a schematic overhead view of an example transistor including a guard ring.
[0022] FIG. 5 is a schematic cross-sectional view of an example transistor including a first example guard ring.
[0023] FIG. 6 is a schematic cross-sectional view of an example transistor including a second example guard ring.
[0024] FIG. 7 is a schematic cross-sectional view of an example transistor including a third example guard ring.
[0025] FIG. 8 is a schematic cross-sectional view of an example transistor including a fourth example guard ring.
[0026] FIGS. 9-10 illustrate a depletion region in an example transistor.
[0027] FIG. 11 is a flow diagram of a process for manufacturing a transistor including a guard ring.
[0028] FIGS. 12-13 illustrate an example diode that includes a guard ring.
[0029] FIG. 14 is a flow diagram of a process for manufacturing a diode including a guard ring.
[0030] Like reference symbols in the various drawings indicate like elements.
Detailed Description
[0031] FIGS. 4-8 illustrate example transistors 1 that include a source electrode 14, a drain electrode 15, source and drain access regions 23 and 24, a gate region 25, a gate 16 in the gate region 25 between the source electrode 14 and the drain electrode 15, a guard ring (labeled 33 in FIGS. 4 and 5 , 33′ in FIG. 6 , 33″ in FIGS. 7 , and 33′″ in FIG. 8 ) in the drain access region 24 between the gate 16 and the drain electrode 15, and optionally a field plate 48 which is in the drain access region 24 and is electrically connected to the gate 16, or alternatively can be electrically connected to the source electrode 14.
[0032] The transistor 1 may be a lateral device, a III-N device, an enhancement-mode device (threshold voltage >0V), a depletion-mode device (threshold voltage <0V), a high-voltage device, or any combination of these devices. III-N devices may be III-polar (III-face) devices, N-polar (N-face) devices or semipolar devices. A Ga-face, III-face or III-polar III-N device may include III-N materials grown with a group III-face or a [0 0 0 1] face furthest from the growth substrate, or may include source, gate, or drain electrodes on a group III face or [ 0 0 0 1 ] face of the III-N materials. A nitrogen-face, N-face or N-polar III-N device may include III-N materials grown with an N-face or [0 0 0 1 bar] face furthest from the growth substrate, or may include source, gate, or drain electrodes on an N-face or [0 0 0 1 bar] face of the III-N materials.
[0033] Various conventional III-N high electron mobility transistors (HEMTs) and related transistor devices are normally on, e.g., have a negative threshold voltage, which means that they can conduct current at zero gate voltage. These devices with negative threshold voltages are known as depletion-mode (D-mode) devices. It may be useful in power electronics to have normally off devices, e.g., devices with positive threshold voltages, that cannot conduct current at zero gate voltage. For example, normally off devices may be useful to avoid damage to the device or to other circuit components by preventing accidental turn on of the device. Normally off devices are commonly referred to as enhancement-mode (E-mode) devices.
[0034] Guard ring 33 is formed of a conducting material, e.g., nickel, titanium, platinum, gold, aluminum, poly-silicon, or another metal or other conducting material, or a combination of various conducting materials. Guard ring 33 may be formed of the same conducting material as the gate 16. Guard ring 33 is a floating electrode—it is not electrically connected to (i.e., it is electrically isolated from) the source electrode 14, the drain electrode 15, and the gate 16. In general, guard ring 33 is not electrically connected to any DC or AC voltage source, or to a DC or AC ground.
[0035] FIGS. 4-8 illustrate various example configurations of the guard ring 33. In FIGS. 4-8 , guard ring 33 is positioned in transistor 1 so that at least a portion of an insulating layer 13 is between at least a portion of the guard ring 33 and the semiconductor material layer 12. A portion of the insulating layer 13 is also between at least a portion of the guard ring 33 and the conducting 2DEG channel 19. The portion of insulating layer 13 between guard ring 33 and semiconductor material layer 12 (or between guard ring 33 and conducting 2DEG channel 19) is useful, for example, in that it can allow for the guard ring 33 to include a field mitigating portion, as described below, which can prevent material near the guard ring 33 from breaking down during high voltage operation of the transistor 1.
[0036] During operation of transistor 1, guard ring 33 shapes the electric field in transistor 1 to reduce the peak electric field and increase the device breakdown voltage, thereby allowing for higher voltage operation. Consider an example scenario where transistor 1 is off (i.e., the voltage applied to the gate 16 relative to the source 14 is less than the threshold voltage of the device) and an applied voltage across source 14 and drain 15 is increased over time. When the applied source-drain voltage is small (e.g., substantially less than the breakdown voltage of transistor 1), as illustrated in FIG. 9 , no substantial current flows between source 14 and drain 15 because the transistor is off. A depletion region 40 exists below gate 16 (e.g., in 2DEG channel 19), and the 2DEG channel below the gate is substantially depleted of carriers. Under this bias condition, the voltage of the guard ring 33 is approximately the same as the voltage on the drain 15. As shown in FIG. 10 , as the applied drain-source voltage increases, the depletion region extends towards guard ring 33, and the voltage of the guard ring 33 (relative to the source) increases so that the guard ring voltage remains close to or approximately equal to the drain voltage. The peak electric field in the semiconductor material layers also increases. The peak electric field does, however, stay below the breakdown field of the device semiconductor layers.
[0037] When the applied source-drain voltage is increased such that the depletion region extends all the way to guard ring 33, the voltage of guard ring 33 is clamped. That is, the voltage of the guard ring 33 remains about the same even as the applied source-drain voltage is further increased. Furthermore, as the applied source-drain voltage is further increased, the depletion region continues to extend towards drain 15, and charge on the guard ring 33 redistributes such that there is a net negative charge on the surface close to the depletion region and net positive charge on other surfaces of guard ring 33. This redistribution of charge causes the electric field profile in the device semiconductor layers to be modified, and can cause a reduced peak electric field in transistor 1 as compared to a similar device which lacks a guard ring. As a result, the breakdown voltage of the transistor 1 can be larger as a result of inclusion of the guard ring 33.
[0038] In general, the net charge on the guard ring 33 remains constant during device operation. That is, no net charge is transferred to or from the guard ring 33 during device operation; instead, charge redistributes within or along the surface of the guard ring 33. However, if a portion of the guard ring 33 contacts the underlying semiconductor material (for example layer 12 in FIGS. 6-8 ), then net charge may be transferred to or from the guard ring 33 during device operation. For example, when the transistor 1 in FIGS. 6-8 is biased in the off state with a sufficiently large drain-source voltage to cause the depletion region 40 (shown in FIGS. 9-10 ) to extend underneath the guard ring 33, electrons from the transistor channel 19 may leak or be injected into (or onto the surface of) the guard ring 33. Charge transfer in this manner may also occur in structures where the guard ring does not directly contact the underlying semiconductor material, but the separation between the guard ring and semiconductor material is small. For example, in the structure of FIG. 5 , if region 27 of insulating layer 13 is thin, such as less than 100 nanometers, less than 50 nanometers, less than 20 nanometers, less than 10 nanometers, less than 5 nanometers, or less than 2 nanometers, charge transfer as described above may occur. On the other hand, if the minimum separation between the guard ring 33 and the underlying semiconductor layer is sufficiently large, such as greater than 10 nanometers, greater than 20 nanometers, greater than 50 nanometers, greater than 100 nanometers, greater than 1 micron, or greater than 2 microns, then charge transfer to or from the guard ring 33 may be suppressed and/or eliminated. The minimum separation required to suppress and/or eliminate charge transfer may depend on a number of factors, including the exact configuration of the guard ring 33, and the material composition(s) of the guard ring, the underlying semiconductor material, and/or the material between the guard ring and the underlying semiconductor material.
[0039] Charge transfer into or onto the guard ring 33 during off-state operation, as described above, may degrade device performance, since it can lead to undesirable effects such as dispersion (for example, DC-to-RF dispersion) or increased switching times. For example, if the charge transferred into the guard ring 33 when the transistor 1 is biased in the off-state is not quickly removed or transferred out of the guard ring 33 when the gate voltage of transistor 1 is switched from low to high, the transistor 1 will not be immediately switched into the on-state. Rather, some amount of time (referred to as the transistor switching time) will elapse after the gate voltage is switched from low to high, during which time the guard ring 33 is discharged. Large switching times can lead to higher switching losses in the devices, as well as other undesirable effects.
[0040] When the applied source-drain voltage is large enough to cause the voltage at guard ring 33 to clamp, guard ring 33 can act like a field plate, reducing the peak electric field in transistor 1. Like a field plate, the entire guard ring 33 is at substantially uniform potential, which can result in a reduced peak electric field in the transistor 1. However, in many cases, no net charge is transferred to or from guard ring 33, unlike in a field plate. Because the peak electric field in the material layers of transistor 1 is reduced, the breakdown voltage of transistor 1 is increased.
[0041] Referring again to FIGS. 9 and 10 , before the depletion region extends all the way to guard ring 33, the voltage at guard ring 33 is substantially the same as the voltage at drain 15, and transistor 1 operates as though it would without a guard ring. That is, the electric field distribution within the device material layers is substantially the same as that of a device lacking the guard ring but otherwise identical to the one illustrated. Furthermore, before the depletion region extends to guard ring 33 and while the voltage at guard ring 33 is substantially the same as the voltage at drain 15, guard ring 33 does not substantially alter the gate capacitance of transistor 1. This is useful, for example, because guard ring 33 can increase the breakdown voltage of transistor 1 without changing its capacitance (e.g., as some field plates do) during times where the applied source-drain voltage to transistor 1 is below the voltage that causes the depletion region to extend to guard ring 33. Increased capacitance may degrade performance of transistor 1 or the circuit in which it is used, e.g., in higher frequency or high power switching applications.
[0042] When the applied voltage exceeds the voltage that causes the depletion region to extend to guard ring 33, guard ring 33 may alter the gate capacitance of transistor 1 in much the same way that inclusion of a field plate increases the gate capacitance of a transistor. The guard ring 33 therefore offers the following advantages as compared to a field plate. During the times that the transistor is biased off and supports large source-drain voltages, the guard ring reduces the peak electric field in the device and prevents breakdown of the device, similar to a field plate. However, during times where the source-drain voltage is small (that is, small enough so that the depletion region does not extend all the way to the guard ring), the gate capacitance of the transistor is smaller, which can result in higher switching speeds and lower switching losses.
[0043] In some implementations, guard ring 33 is placed between gate 16 and drain 15 at a specific location so that the depletion region in the channel during off-state operation extends to guard ring 33 at or slightly below the breakdown voltage of a similar transistor which lacks a guard ring 33. For example, the distance from gate 16 where the depletion region extends when a transistor which lacks a guard ring breaks down may be determined using analytical methods or testing. Transistor 1 is then formed by placing a guard ring 33 at or before (e.g., slightly before) that distance from gate 16.
[0044] FIG. 4 is a schematic overhead view of an example transistor 1 including a guard ring 33. FIG. 4 illustrates source electrode 14, drain electrode 15, source and drain access regions 23 and 24, gate region 25, gate 16, field plate 48, and guard ring 33.
[0045] FIG. 5 is a schematic cross-sectional view of an example transistor 1 including a first example guard ring 33. The transistor 1 includes, for example, a substrate 10, a III-N channel layer 11, e.g., a layer of GaN, atop the substrate, and a III-N barrier layer 12, e.g., a layer of AlxGa1-xN, atop the III-N channel layer. FIGS. 5-8 will be described as though transistor 1 is a III-N device; however, other semiconductor materials may be used.
[0046] A two-dimensional electron gas (2DEG) channel 19 is induced in the III-N channel layer 11 near the interface between the III-N channel layer 11 and the III-N barrier layer 12. Source and drain electrodes 14 and 15, respectively, form ohmic contacts to the 2DEG channel 19. Substrate 10 may include or be formed of, for example, silicon, sapphire, GaN, AN, SiC, or any other substrate suitable for use in III-N devices. In some implementations, a substrate is not included. For example, in some implementations the substrate is removed prior to completion of device fabrication.
[0047] Guard ring 33 includes a main portion extending from a top of insulating layer 13 towards a bottom of insulating layer 13 and a field mitigating portion 38. Guard ring 33 extends towards the bottom of insulating layer 13 without contacting semiconductor material layer 12. A separating portion 27 of insulating layer 13 separates guard ring 33 from semiconductor material layer 12. Because guard ring 33 does not contact semiconductor material layer 12, transistor 1 may, in some applications, be affected by dispersion. In III-N devices, voltage fluctuations at uppermost III-N surfaces, often caused by the charging of surface states during device operation, are known to lead to effects such as dispersion. Dispersion refers to a difference in observed current-voltage (I-V) characteristics when the device is operated under RF or switching conditions as compared to when the device is operated under DC conditions.
[0048] Field mitigating portion 38 includes electrically conductive material extending from guard ring 33 towards drain electrode 15. Field mitigation portion 38 is substantially perpendicular to the main portion. In operation, field mitigation portion 38 affects transistor 1 by shaping the electric field in the high-field region of the device to reduce the peak electric field and increase the device breakdown voltage, thereby allowing for higher voltage operation.
[0049] FIG. 6 is a schematic cross-sectional view of an example transistor 1 including a second example guard ring 33′. Guard ring 33′ extends from a top of insulating layer 13 towards a bottom of insulating layer 13 and contacts semiconductor material layer 12. Because guard ring 33′ contacts semiconductor material layer 12, dispersion may be reduced. Guard ring 33′ also includes a gate-side portion extending at the top of guard ring 33′ towards the gate 14. The gate-side portion may be intentional or a result of alignment error during manufacturing. Guard ring 33′ also includes a field mitigating portion 38′ extending over the top of layer 13 towards the drain 15.
[0050] Guard ring 33′ can be formed around a via 39′. Via 39′ extends from the top of guard ring 33′ towards the semiconductor material layer 12. Via 39′ has about the same width towards the top of guard ring 33′ as it does towards the semiconductor material layer 12 (e.g., via 39′ has sidewalls that are substantially parallel.) The via 39′ may result, for example, when the guard ring 33′ is deposited conformally over the insulating layer 13.
[0051] FIG. 7 is a schematic cross-sectional view of an example transistor 1 including a third example guard ring 33″. Guard ring 33″ includes a main portion contacting the semiconductor material layer 12 on a side towards the gate 16. Guard ring 33″ includes a field mitigating portion 38″ on a side towards the drain 15. Field mitigating portion 38″ is formed on top of first and second separating portions 27 and 29 of the insulating layer 13. The first separating portion 27 is narrower than the second separating portion 29. This results in a via 39″ having a step at the end towards the insulating layer 12.
[0052] FIG. 8 is a schematic cross-sectional view of an example transistor 1 including a fourth example guard ring 33′″. The guard ring includes a slanted field mitigating portion 38′″. The via 39′″ in insulating layer 13 in which the guard ring is formed is narrower towards a bottom of insulating layer 13 and wider towards a top of insulating layer 13. At least one of the sidewalls of via 39′″ is a slanted sidewall. FIG. 8 shows the sidewall on the drain side of the via (i.e., the sidewall closest to the drain 15) as being slanted; however, the sidewall on the gate side of the via may be slanted in addition to or instead of the sidewall on the drain side being slanted. As compared to a guard ring without a slanted field-mitigating portion, the slanted field mitigating portion 38′″ can further reduce the peak field in the device when the device is biased such that the channel depletion region extends beyond the drain-side edge of the guard ring, thereby further increasing the device breakdown voltage and improving device reliability.
[0053] Features of guard rings shown in FIGS. 5-8 may be used individually or in combination with one another. For example, a guard ring may not directly contact the underlying semiconductor materials, as in FIG. 5 , but may have a slanted field mitigating portion, as in FIG. 8 . Or, a guard ring may include a series of steps, as in FIG. 7 , where one or more of the steps include slanted sidewalls, as in FIG. 8 . Other combinations are possible.
[0054] FIG. 11 is a flow diagram of a process 1100 for manufacturing a transistor including a guard ring. The process 1100 may be performed, for example, to create one of the example transistors 1 of FIGS. 4-8 .
[0055] A semiconductor material layer including a conductive channel is formed on a substrate (step 1102). For example, a series of III-N layers including a channel layer and a barrier layer may be formed on the substrate, resulting in the formation of a 2DEG in the channel layer. The III-N layers may be grown epitaxially, e.g., by MOCVD, MBE, HVPE, or another method.
[0056] An insulating layer is formed on top of the semiconductor material layer (step 1104). For example, the insulating layer may be grown or deposited by MOCVD, PECVD, high temperature CVD (HTCVD), sputtering, evaporation, or another method. In some embodiments, the insulating layer is formed by a similar or the same method as the semiconductor material layer, and can be formed in the same step. For example, the semiconductor material layer and the insulating layer can all be deposited or grown by MOCVD.
[0057] Source and drain electrodes are added to the transistor (step 1106). The source and drain electrodes contact the conductive channel in the semiconductor material layer. For example, the insulating layer may be removed in regions to receive the source and drain electrodes, and then the source and drain electrodes may be formed by evaporation, sputtering, PECVD, HTCVD, or another method. In some implementations, the source and drain electrodes are formed prior to the formation of the insulating layer. In other implementations, the insulating layer includes a first portion and a second portion, the first portion being formed prior to formation of the source and drain electrodes, and the second portion being formed after formation of the source and drain electrodes.
[0058] The insulating layer is etched to receive a deposition of conductive material (step 1108). The insulating layer is etched to define regions to receive a gate and one or more guard rings. The gate is between the source electrode and the drain electrode, and the guard rings are between the gate and the drain. In some implementations, the guard ring is a distance from the gate where a depletion region in the semiconductor material layer would extend prior to or at breakdown of the transistor. In some implementations, the insulating layer is etched to define a region to receive a field plate.
[0059] Conductive material is deposited over the insulating layer to form a gate and one or more guard rings (step 1110). The guard rings may be, for example, any of the guard rings 33 illustrated in FIGS. 4-8 . Each guard ring is electrically isolated from the source electrode, the drain electrode, and the gate. At least a portion of the insulating layer is between at least a portion of each guard ring and the semiconductor material layer. In some implementations, conductive material is deposited over the insulating layer to form a field plate.
[0060] The process 1100 is useful, for example, for producing high-voltage devices. Instead of adding additional field plates to increase the breakdown voltage of a transistor, a guard ring or additional guard rings may be added. Adding additional field plates typically requires additional depositions, whereas multiple guard rings may be added and formed in a single deposition along with a gate and a field plate
[0061] FIGS. 12-13 illustrate an example diode 60 that includes a guard ring 33. FIG. 12 is a cross-sectional view of the diode 60, and FIG. 13 is a top view (plan view) of the diode 60. The diode 60 includes, for example, a substrate 10, a III-N channel layer 11, e.g., a layer of GaN, atop the substrate, and a III-N barrier layer 12, e.g., a layer of AlxGa1-xN, atop the III-N channel layer. FIGS. 12-13 will be described as though diode 60 is a III-N device; however, other semiconductor materials may be used.
[0062] A two-dimensional electron gas (2DEG) channel 19, i.e., a conductive channel, is induced in the III-N channel layer 11 near the interface between the III-N channel layer 11 and the III-N barrier layer 12. Cathode 55 is a single electrode which forms an ohmic contact to the 2DEG channel 19. Anode 54 forms a Schottky or rectifying contact with the semiconductor material which is in direct contact with the anode 54. Substrate 10 may include or be formed of, for example, silicon, sapphire, GaN, AN, SiC, or any other substrate suitable for use in III-N devices. In some implementations, a substrate is not included. For example, in some implementations the substrate is removed prior to completion of device fabrication.
[0063] When diode 60 is forward biased, i.e., when the voltage at the anode 54 is greater than that at the cathode 55, the anode Schottky or rectifying contact is forward biased, and electrons flow from the cathode 55, through the 2DEG 19, and into the anode 54. When diode 60 is reverse biased, i.e., when the voltage at the anode 54 is less than that at the cathode 55, only a small reverse bias current flows between the anode 54 and cathode 55, and so the diode blocks the voltage (i.e., the voltage difference) between the anode and cathode.
[0064] Diode 60 also includes a field plate 58. In the implementation shown in FIG. 12 , the field plate 58 is connected to the anode 54 and extends from the anode 54 towards the cathode 55 over the top surface of insulating layer 13. Other field plate configurations are possible. The field plate 58 reduces the peak electric field in the diode during reverse bias operation, thereby allowing the diode to block larger reverse biases without breaking down. In order for a field plate to effectively minimize the peak electric field when the diode 60 is reverse biased and blocking a voltage, the field plate is electrically connected to a supply of mobile charge, which can be accomplished by electrically connecting the field plate to the anode, as shown in FIG. 12 , or in some cases by electrically connecting the field plate to a DC voltage supply or a DC or AC ground.
[0065] A guard ring 33 is included between the anode 54 and cathode 55. Guard ring 33 is formed of a conducting material, e.g., nickel, titanium, platinum, gold, aluminum, poly-silicon, or another metal or other conducting material, or a combination of various conducting materials. Guard ring 33 may be formed of the same conducting material as the anode 54. Guard ring 33 is a floating electrode—it is not electrically connected to (i.e., it is electrically isolated from) both the anode 54 and the cathode 55. In general, guard ring 33 is not electrically connected to any DC or AC voltage source, or to a DC or AC ground.
[0066] In some implementations, guard ring 33 is positioned in diode 60 so that at least a portion of an insulating layer 13 is between at least a portion of the guard ring 33 and the semiconductor material layer 12. A portion of the insulating layer 13 is also between at least a portion of the guard ring 33 and the conducting 2DEG channel 19. The portion of insulating layer 13 between guard ring 33 and semiconductor material layer 12 (or between guard ring 33 and conducting 2DEG channel 19) is useful, for example, in that it can allow for the guard ring 33 to include a field mitigating portion, as described below, which can prevent material near the guard ring 33 from breaking down during high voltage operation of the diode 60.
[0067] In some implementations, guard ring 33 is placed between anode 54 and cathode 55 at a specific location so that the depletion region in the channel during reverse bias operation extends from the anode 54 to the guard ring 33 at or slightly below the breakdown voltage of a similar diode which lacks a guard ring 33. For example, the distance from anode 54 where the depletion region extends when a diode which lacks a guard ring breaks down may be determined using analytical methods or testing. Diode 60 is then formed by placing a guard ring 33 at or before (e.g., slightly before) that distance from anode 54.
[0068] The guard ring 33 shown in FIG. 12 includes a main portion which directly contacts or is adjacent to semiconductor material layer 12 and to the 2DEG channel 19. The main portion of the guard ring is placed close enough to the 2DEG channel 19 such that charge induced on the main portion during reverse biasing of diode 60 can alter the electric field distribution in the underlying semiconductor materials, such as to reduce a peak electric field in the device. The guard ring 33 also includes a field mitigating portion 38 which extends from the main portion of the guard ring towards the cathode 55, the field mitigating portion 38 serving to further reduce the peak electric field during reverse bias operation. In the implementation shown in FIG. 12 , the field mitigating portion 38 includes a slanted portion. The guard ring 33 can have the same structure as any of the guard rings described previously for transistors, such as any of the guard ring structures shown in FIGS. 5-8 . For example, at least a portion of the guard ring can directly contact the underlying semiconductor material, as in FIGS. 6-8 .
[0069] FIG. 14 is a flow diagram of a process 1400 for manufacturing a diode including a guard ring 33. The process 1400 may be performed, for example, to create the example diode of FIGS. 12-13 .
[0070] A semiconductor material layer including a conductive channel is formed on a substrate (step 1402). For example, a series of III-N layers including a channel layer and a barrier layer may be formed on the substrate, resulting in the formation of a 2DEG in the channel layer. The III-N layers may be grown epitaxially, e.g., by MOCVD, MBE, HVPE, or another method.
[0071] An insulating layer is formed on top of the semiconductor material layer (step 1404). For example, the insulating layer may be grown or deposited by MOCVD, PECVD, high temperature CVD (HTCVD), sputtering, evaporation, or another method. In some embodiments, the insulating layer is formed by a similar or the same method as the semiconductor material layer, and can be formed in the same step. For example, the semiconductor material layer and the insulating layer can all be deposited or grown by MOCVD.
[0072] An anode and a cathode are added to the transistor (step 1406). The anode and the cathode contact the conductive channel in the semiconductor material layer. For example, the insulating layer may be removed in regions to receive the anode and cathode, and then the anode and cathode may be formed by evaporation, sputtering, PECVD, HTCVD, or another method. In some implementations, the cathode is formed prior to the formation of the insulating layer. In other implementations, the insulating layer includes a first portion and a second portion, the first portion being formed prior to formation of the cathode, and the second portion being formed after formation of the cathode.
[0073] The insulating layer is etched to receive a deposition of conductive material (step 1408). The insulating layer is etched to define regions to receive a one or more guard rings. The guard rings are between the anode and the cathode. In some implementations, the guard ring is a distance from the anode where a depletion region in the semiconductor material layer would extend prior to or at breakdown of the diode. In some implementations, the insulating layer is etched to define a region to receive a field plate.
[0074] Conductive material is deposited over the insulating layer to form one or more guard rings (step 1410). The guard rings may be, for example, any of the guard rings 33 illustrated in FIGS. 4-8 and 12-13. Each guard ring is electrically isolated from the anode and the cathode. At least a portion of the insulating layer can be between at least a portion of each guard ring and the semiconductor material layer. In some implementations, conductive material is deposited over the insulating layer to form a field plate.
[0075] A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the techniques and devices described herein. Accordingly, other implementations are within the scope of the following claims.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A semiconductor transistor, comprising:
a semiconductor material layer;
a conductive channel in the semiconductor material layer;
a source electrode and a drain electrode contacting the conductive channel;
a gate between the source electrode and the drain electrode;
an insulating layer on a surface of the semiconductor material layer; and
a guard ring above the semiconductor material layer and between the gate and the drain electrode, the guard ring comprising an electrically conductive material which is electrically isolated from the source electrode, the drain electrode, and the gate; wherein
a portion of the insulating layer is between at least a portion of the guard ring and the semiconductor material layer, and the guard ring comprises a field mitigating portion.
2. The semiconductor transistor of claim 1, wherein the field mitigating portion comprises electrically conductive material extending from the guard ring towards the drain electrode.
3. The semiconductor transistor of claim 1, wherein the guard ring comprises a first portion extending from a top of the insulating layer towards a bottom of the insulating layer, and wherein the field mitigation portion is substantially perpendicular to the first portion and extends from the first portion towards the drain electrode.
4. The semiconductor transistor of claim 1, wherein the field mitigating portion is formed on top of first and second separating portions of the insulating layer, and wherein the first separating portion is narrower than the second separating portion.
5. The semiconductor transistor of claim 1, wherein the field mitigating portion is slanted, being formed around a via in the insulating layer that is narrower towards the bottom of the insulating layer and wider towards the top of the insulating layer.
6. The semiconductor transistor of claim 1, wherein the guard ring is not electrically connected to any DC and AC voltage sources.
7. The semiconductor transistor of claim 1, wherein the guard ring extends from a top of the insulating layer towards a bottom of the insulating layer without contacting the semiconductor material layer.
8. The guard ring of claim 7, wherein a minimum separation between the guard ring and the semiconductor material layer is at least 20 nanometers.
9. The semiconductor transistor of claim 1, wherein the guard ring is at a distance from the gate where a depletion region in the semiconductor material layer extends prior to or at breakdown of the transistor in a similar transistor which lacks the guard ring.
10. The semiconductor transistor of claim 1, further comprising a field plate.
11. The semiconductor transistor of claim 10, wherein the field plate is electrically connected to the gate.
12. The semiconductor transistor of claim 10, wherein the field plate comprises electrically conducting material contacting the gate and extending from the gate towards the drain electrode.
13. The semiconductor transistor of claim 10, wherein the field plate is slanted, being formed around a via in the insulating layer that is narrower towards a bottom of the insulating layer and wider towards a top of the insulating layer.
14. The semiconductor transistor of claim 1, wherein the transistor is a III-N device.
15. The semiconductor transistor of claim 1, wherein the semiconductor material layer comprises a III-N channel layer and a III-N barrier layer above the III-N channel layer.
16. The semiconductor transistor of claim 15, wherein the conductive channel is a two-dimensional electron gas (2DEG) channel induced in the III-N channel layer near the interface between the III-N channel layer and the III-N barrier layer.
17. The semiconductor transistor of claim 15, wherein the III-N channel layer comprises a layer of GaN.
18. The semiconductor transistor of claim 15, wherein the III-N barrier layer comprises a layer of AlxGa1-xN.
19. The semiconductor transistor of claim 1, wherein the transistor is a high-voltage device.
20. A semiconductor transistor, comprising:
a semiconductor material layer;
a conductive channel in the semiconductor material layer;
a source electrode and a drain electrode contacting the conductive channel;
a gate between the source electrode and the drain electrode;
an insulating layer on a surface of the semiconductor material laver; and
a guard ring above the semiconductor material layer and between the gate and the drain electrode, the guard ring comprising an electrically conductive material which is electrically isolated from the source electrode, the drain electrode, and the gate; wherein the guard ring extends from a top of the insulating layer towards a bottom of the insulating layer and contacts the semiconductor material layer.
21. The semiconductor transistor of claim 20, wherein the transistor is a III-N device.
22. The semiconductor transistor of claim 20, wherein the semiconductor material layer comprises a III-N channel layer and a III-N barrier layer above the III-N channel layer.
23. The semiconductor transistor of claim 22, wherein the conductive channel is a two-dimensional electron gas (2DEG) channel induced in the III-N channel layer near the interface between the III-N channel layer and the III-N barrier layer.
24. The semiconductor transistor of claim 22, wherein the III-N channel layer comprises a layer of GaN.
25. The semiconductor transistor of claim 22, wherein the III-N barrier layer comprises a layer of AlxGa1-xN.
26. A method of manufacturing a semiconductor transistor, the method comprising:
forming a semiconductor material layer on a substrate;
forming an insulating layer on a surface of the semiconductor material layer;
adding source and drain electrodes contacting a conductive channel in the semiconductor material layer;
etching the insulating layer to receive a deposition of conductive material; and
depositing conductive material to form a gate between the source electrode and the drain electrode and a guard ring between the gate and the drain electrode, wherein the guard ring comprises a field mitigating portion and is electrically isolated from the source electrode, the drain electrode, and the gate, and wherein a portion of the insulating layer is between at least a portion of the guard ring and the semiconductor material layer.
27. The method of claim 26, wherein etching the insulating layer comprises etching the insulating layer so that the guard ring is at a distance from the gate where a depletion region in the semiconductor material layer extends prior to or at breakdown of the transistor in a similar transistor which lacks the guard ring.
28. The method of claim 26, wherein etching the insulating layer comprises etching the insulating layer to define a guard ring including a field mitigating portion extending from the guard ring towards the drain electrode.
29. The method of claim 28, wherein the field mitigating portion comprises a plurality of perpendicular field mitigating portions between the top of the insulating layer and the bottom of the insulating layer, each perpendicular field mitigating portion extending perpendicularly from the main portion towards the drain electrode.
30. The method of claim 28, wherein the field mitigating portion is slanted, being formed around a via in the insulating layer that is narrower towards the bottom of the insulating layer and wider towards the top of the insulating layer.
31. The method of claim 26, wherein etching the insulating layer comprises etching the insulating layer to define a field plate.
32. The method of claim 31, further comprising depositing conductive material so that the field plate is electrically connected to the gate.
33. The method of claim 26, wherein forming the semiconductor material layer comprises forming a III-N channel layer and a III-N barrier layer above the III-N channel layer.
34. A method of manufacturing a semiconductor transistor, the method comprising:
forming a semiconductor material layer on a substrate;
forming an insulating layer on a surface of the semiconductor material layer;
adding source and drain electrodes contacting a conductive channel in the semiconductor material layer;
etching the insulating layer to receive a deposition of conductive material; and
depositing conductive material to form a gate between the source electrode and the drain electrode and a guard ring between the gate and the drain electrode, wherein the guard ring is electrically isolated from the source electrode, the drain electrode, and the gate, and wherein the guard ring extends from a top of the insulating layer towards a bottom of the insulating layer and contacts the semiconductor material layer.
35. The method of claim 34, wherein etching the insulating layer comprises etching the insulating layer so that the guard ring is at a distance from the gate where a depletion region in the semiconductor material layer extends prior to or at breakdown of the transistor in a similar transistor which lacks the guard ring.
36. The method of claim 34, wherein etching the insulating layer comprises etching the insulating layer to define a guard ring including a field mitigating portion extending from the guard ring towards the drain electrode.
37. The method of claim 36, wherein the field mitigating portion comprises a plurality of perpendicular field mitigating portions between the top of the insulating layer and the bottom of the insulating layer, each perpendicular field mitigating portion extending perpendicularly from the main portion towards the drain electrode.
38. The method of claim 36, wherein the field mitigating portion is slanted, being formed around a via in the insulating layer that is narrower towards the bottom of the insulating layer and wider towards the top of the insulating layer.
39. The method of claim 34, wherein etching the insulating layer comprises etching the insulating layer to define a field plate.
40. The method of claim 39, further comprising depositing conductive material so that the field plate is electrically connected to the gate.
41. The method of claim 34, wherein forming the semiconductor material layer comprises forming a III-N channel layer and a III-N barrier layer above the III-N channel layer.
Patent Citations (252)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4300091(A) | 1981-11-01 | Schade, Jr. | Applicant |
| US4645562(A) | 1987-02-01 | Liao et al. | Applicant |
| US4728826(A) | 1988-03-01 | Einsinger et al. | Applicant |
| US4821093(A) | 1989-04-01 | Lafrate et al. | Applicant |
| US4914489(A) | 1990-04-01 | Awano | Applicant |
| US5051618(A) | 1991-09-01 | Lou | Applicant |
| US5329147(A) | 1994-07-01 | Vo et al. | Applicant |
| US5618384(A) | 1997-04-01 | Chan et al. | Applicant |
| US5646069(A) | 1997-07-01 | Jelloian et al. | Applicant |
| US5663091(A) | 1997-09-01 | Yen et al. | Applicant |
| US5705847(A) | 1998-01-01 | Kashiwa et al. | Applicant |
| US5714393(A) | 1998-02-01 | Wild et al. | Applicant |
| US5909103(A) | 1999-06-01 | Williams | Applicant |
| US5998810(A) | 1999-12-01 | Hatano et al. | Applicant |
| US6008684(A) | 1999-12-01 | Ker et al. | Applicant |
| US6097046(A) | 2000-08-01 | Plumton | Applicant |
| US6100571(A) | 2000-08-01 | Mizuta et al. | Applicant |
| US6292500(B1) | 2001-09-01 | Kouchi et al. | Applicant |
| US6316793(B1) | 2001-11-01 | Sheppard et al. | Applicant |
| US6373082(B1) | 2002-04-01 | Ohno et al. | Applicant |
| US6475889(B1) | 2002-11-01 | Ring | Applicant |
| US6486502(B1) | 2002-11-01 | Sheppard et al. | Applicant |
| US6504235(B2) | 2003-01-01 | Schmitz et al. | Applicant |
| US6515303(B2) | 2003-02-01 | Ring | Applicant |
| US6548333(B2) | 2003-04-01 | Smith | Applicant |
| US6583454(B2) | 2003-06-01 | Sheppard et al. | Applicant |
| US6586781(B2) | 2003-07-01 | Wu et al. | Applicant |
| US6649497(B2) | 2003-11-01 | Ring | Applicant |
| US6727531(B1) | 2004-04-01 | Redwing et al. | Applicant |
| US6777278(B2) | 2004-08-01 | Smith | Applicant |
| US6849882(B2) | 2005-02-01 | Chavarkar et al. | Applicant |
| US6867078(B1) | 2005-03-01 | Green et al. | Applicant |
| US6946739(B2) | 2005-09-01 | Ring | Applicant |
| US6979863(B2) | 2005-12-01 | Ryu | Applicant |
| US6982204(B2) | 2006-01-01 | Saxler et al. | Applicant |
| US7030428(B2) | 2006-04-01 | Saxler | Applicant |
| US7045404(B2) | 2006-05-01 | Sheppard et al. | Applicant |
| US7071498(B2) | 2006-07-01 | Johnson et al. | Applicant |
| US7084475(B2) | 2006-08-01 | Shelton et al. | Applicant |
| US7125786(B2) | 2006-10-01 | Ring et al. | Applicant |
| US7161194(B2) | 2007-01-01 | Parikh et al. | Applicant |
| US7170111(B2) | 2007-01-01 | Saxler | Applicant |
| US7230284(B2) | 2007-06-01 | Parikh et al. | Applicant |
| US7238560(B2) | 2007-07-01 | Sheppard et al. | Applicant |
| US7253454(B2) | 2007-08-01 | Saxler | Applicant |
| US7265399(B2) | 2007-09-01 | Sriram et al. | Applicant |
| US7268375(B2) | 2007-09-01 | Shur et al. | Applicant |
| US7304331(B2) | 2007-12-01 | Saito et al. | Applicant |
| US7321132(B2) | 2008-01-01 | Robinson et al. | Applicant |
| US7326971(B2) | 2008-02-01 | Harris et al. | Applicant |
| US7332795(B2) | 2008-02-01 | Smith et al. | Applicant |
| US7364988(B2) | 2008-04-01 | Harris et al. | Applicant |
| US7388236(B2) | 2008-06-01 | Wu et al. | Applicant |
| US7419892(B2) | 2008-09-01 | Sheppard et al. | Applicant |
| US7432142(B2) | 2008-10-01 | Saxler et al. | Applicant |
| US7456443(B2) | 2008-11-01 | Saxler et al. | Applicant |
| US7465967(B2) | 2008-12-01 | Smith et al. | Applicant |
| US7501669(B2) | 2009-03-01 | Parikh et al. | Applicant |
| US7544963(B2) | 2009-06-01 | Saxler | Applicant |
| US7547925(B2) | 2009-06-01 | Wong et al. | Applicant |
| US7548112(B2) | 2009-06-01 | Sheppard | Applicant |
| US7550783(B2) | 2009-06-01 | Wu et al. | Applicant |
| US7550784(B2) | 2009-06-01 | Saxler et al. | Applicant |
| US7566580(B2) | 2009-07-01 | Keller et al. | Applicant |
| US7566918(B2) | 2009-07-01 | Wu et al. | Applicant |
| US7573078(B2) | 2009-08-01 | Wu et al. | Applicant |
| US7592211(B2) | 2009-09-01 | Sheppard et al. | Applicant |
| US7595262(B2) | 2009-09-01 | Schlosser | Applicant |
| US7598108(B2) | 2009-10-01 | Li et al. | Applicant |
| US7612390(B2) | 2009-11-01 | Saxler et al. | Applicant |
| US7615774(B2) | 2009-11-01 | Saxler | Applicant |
| US7638818(B2) | 2009-12-01 | Wu et al. | Applicant |
| US7678628(B2) | 2010-03-01 | Sheppard et al. | Applicant |
| US7692263(B2) | 2010-04-01 | Wu et al. | Applicant |
| US7709269(B2) | 2010-05-01 | Smith et al. | Applicant |
| US7709859(B2) | 2010-05-01 | Smith et al. | Applicant |
| US7745851(B2) | 2010-06-01 | Harris | Applicant |
| US7755108(B2) | 2010-07-01 | Kuraguchi | Applicant |
| US7759700(B2) | 2010-07-01 | Ueno et al. | Applicant |
| US7777252(B2) | 2010-08-01 | Sugimoto et al. | Applicant |
| US7777254(B2) | 2010-08-01 | Saito | Applicant |
| US7795642(B2) | 2010-09-01 | Suh et al. | Applicant |
| US7812369(B2) | 2010-10-01 | Chini et al. | Applicant |
| US7855401(B2) | 2010-12-01 | Sheppard et al. | Applicant |
| US7875537(B2) | 2011-01-01 | Suvorov et al. | Applicant |
| US7884395(B2) | 2011-02-01 | Saito | Applicant |
| US7892974(B2) | 2011-02-01 | Ring et al. | Applicant |
| US7893500(B2) | 2011-02-01 | Wu et al. | Applicant |
| US7898004(B2) | 2011-03-01 | Wu et al. | Applicant |
| US7901994(B2) | 2011-03-01 | Saxler et al. | Applicant |
| US7906799(B2) | 2011-03-01 | Sheppard et al. | Applicant |
| US7915643(B2) | 2011-03-01 | Suh et al. | Applicant |
| US7915644(B2) | 2011-03-01 | Wu et al. | Applicant |
| US7919791(B2) | 2011-04-01 | Flynn et al. | Applicant |
| US7919824(B2) | 2011-04-01 | Ono et al. | Examiner |
| US7928475(B2) | 2011-04-01 | Parikh et al. | Applicant |
| US7935985(B2) | 2011-05-01 | Mishra et al. | Applicant |
| US7939391(B2) | 2011-05-01 | Suh et al. | Applicant |
| US7948011(B2) | 2011-05-01 | Rajan et al. | Applicant |
| US7955918(B2) | 2011-06-01 | Wu et al. | Applicant |
| US7955984(B2) | 2011-06-01 | Ohki | Applicant |
| US7960756(B2) | 2011-06-01 | Sheppard et al. | Applicant |
| US7965126(B2) | 2011-06-01 | Honea et al. | Applicant |
| US7985986(B2) | 2011-07-01 | Heikman et al. | Applicant |
| US8039352(B2) | 2011-10-01 | Mishra et al. | Applicant |
| US8049252(B2) | 2011-11-01 | Smith et al. | Applicant |
| US8114717(B2) | 2012-02-01 | Palacios et al. | Applicant |
| US8519438(B2) | 2013-08-01 | Mishra et al. | Applicant |
| US2001/0032999(A1) | 2001-10-01 | Yoshida | Applicant |
| US2001/0040247(A1) | 2001-11-01 | Ando | Applicant |
| US2002/0036287(A1) | 2002-03-01 | Yu et al. | Applicant |
| US2002/0121648(A1) | 2002-09-01 | Hsu et al. | Applicant |
| US2002/0167023(A1) | 2002-11-01 | Chavarkar et al. | Applicant |
| US2003/0003724(A1) | 2003-01-01 | Uchiyama et al. | Applicant |
| US2003/0006437(A1) | 2003-01-01 | Mizuta et al. | Applicant |
| US2003/0020092(A1) | 2003-01-01 | Parikh et al. | Applicant |
| US2004/0041169(A1) | 2004-03-01 | Ren et al. | Applicant |
| US2004/0061129(A1) | 2004-04-01 | Saxler et al. | Applicant |
| US2004/0164347(A1) | 2004-08-01 | Zhao et al. | Applicant |
| US2005/0077541(A1) | 2005-04-01 | Shen | Applicant |
| US2005/0133816(A1) | 2005-06-01 | Fan | Applicant |
| US2005/0189561(A1) | 2005-09-01 | Kinzer et al. | Applicant |
| US2005/0189562(A1) | 2005-09-01 | Kinzer et al. | Applicant |
| US2005/0194612(A1) | 2005-09-01 | Beach | Applicant |
| US2005/0253168(A1) | 2005-11-01 | Wu et al. | Applicant |
| US2005/0274977(A1) | 2005-12-01 | Saito et al. | Applicant |
| US2006/0011915(A1) | 2006-01-01 | Saito et al. | Applicant |
| US2006/0043499(A1) | 2006-03-01 | De Cremoux et al. | Applicant |
| US2006/0060871(A1) | 2006-03-01 | Beach | Applicant |
| US2006/0076677(A1) | 2006-04-01 | Daubenspeck et al. | Applicant |
| US2006/0102929(A1) | 2006-05-01 | Okamoto et al. | Applicant |
| US2006/0108602(A1) | 2006-05-01 | Tanimoto | Applicant |
| US2006/0108605(A1) | 2006-05-01 | Yanagihara et al. | Applicant |
| US2006/0121682(A1) | 2006-06-01 | Saxler | Applicant |
| US2006/0124962(A1) | 2006-06-01 | Ueda et al. | Applicant |
| US2006/0145189(A1) | 2006-07-01 | Beach | Examiner |
| US2006/0157729(A1) | 2006-07-01 | Ueno et al. | Applicant |
| US2006/0186422(A1) | 2006-08-01 | Gaska et al. | Applicant |
| US2006/0189109(A1) | 2006-08-01 | Fitzgerald | Applicant |
| US2006/0202272(A1) | 2006-09-01 | Wu et al. | Applicant |
| US2006/0220063(A1) | 2006-10-01 | Kurachi | Applicant |
| US2006/0226442(A1) | 2006-10-01 | Zhang et al. | Applicant |
| US2006/0255364(A1) | 2006-11-01 | Saxler | Applicant |
| US2006/0289901(A1) | 2006-12-01 | Sheppard et al. | Applicant |
| US2007/0007547(A1) | 2007-01-01 | Beach | Applicant |
| US2007/0018187(A1) | 2007-01-01 | Lee et al. | Applicant |
| US2007/0018199(A1) | 2007-01-01 | Sheppard et al. | Applicant |
| US2007/0018210(A1) | 2007-01-01 | Sheppard | Applicant |
| US2007/0045670(A1) | 2007-03-01 | Kuraguchi | Applicant |
| US2007/0080672(A1) | 2007-04-01 | Yang | Applicant |
| US2007/0128743(A1) | 2007-06-01 | Huang et al. | Applicant |
| US2007/0132037(A1) | 2007-06-01 | Hoshi et al. | Applicant |
| US2007/0134834(A1) | 2007-06-01 | Lee et al. | Applicant |
| US2007/0145390(A1) | 2007-06-01 | Kuraguchi | Applicant |
| US2007/0158692(A1) | 2007-07-01 | Nakayama et al. | Applicant |
| US2007/0164315(A1) | 2007-07-01 | Smith et al. | Applicant |
| US2007/0164322(A1) | 2007-07-01 | Smith et al. | Applicant |
| US2007/0194354(A1) | 2007-08-01 | Wu et al. | Applicant |
| US2007/0205433(A1) | 2007-09-01 | Parikh et al. | Applicant |
| US2007/0210329(A1) | 2007-09-01 | Goto | Applicant |
| US2007/0215899(A1) | 2007-09-01 | Herman | Applicant |
| US2007/0224710(A1) | 2007-09-01 | Palacios et al. | Applicant |
| US2007/0228477(A1) | 2007-10-01 | Suzuki et al. | Applicant |
| US2007/0241368(A1) | 2007-10-01 | Mil'shtein et al. | Applicant |
| US2007/0278518(A1) | 2007-12-01 | Chen et al. | Applicant |
| US2007/0295985(A1) | 2007-12-01 | Weeks, Jr. et al. | Applicant |
| US2008/0054247(A1) | 2008-03-01 | Eichler et al. | Applicant |
| US2008/0073670(A1) | 2008-03-01 | Yang et al. | Applicant |
| US2008/0093621(A1) | 2008-04-01 | Takeda et al. | Applicant |
| US2008/0093626(A1) | 2008-04-01 | Kuraguchi | Applicant |
| US2008/0111144(A1) | 2008-05-01 | Fichtenbaum et al. | Applicant |
| US2008/0121876(A1) | 2008-05-01 | Otsuka et al. | Applicant |
| US2008/0157121(A1) | 2008-07-01 | Ohki | Applicant |
| US2008/0203430(A1) | 2008-08-01 | Simin et al. | Applicant |
| US2008/0230784(A1) | 2008-09-01 | Murphy | Applicant |
| US2008/0237606(A1) | 2008-10-01 | Kikkawa et al. | Applicant |
| US2008/0237640(A1) | 2008-10-01 | Mishra et al. | Applicant |
| US2008/0274574(A1) | 2008-11-01 | Yun | Applicant |
| US2008/0283844(A1) | 2008-11-01 | Hoshi et al. | Applicant |
| US2008/0296618(A1) | 2008-12-01 | Suh et al. | Applicant |
| US2008/0308813(A1) | 2008-12-01 | Suh et al. | Applicant |
| US2009/0001409(A1) | 2009-01-01 | Takano et al. | Applicant |
| US2009/0032820(A1) | 2009-02-01 | Chen | Applicant |
| US2009/0032879(A1) | 2009-02-01 | Kuraguchi | Applicant |
| US2009/0045438(A1) | 2009-02-01 | Inoue et al. | Applicant |
| US2009/0050936(A1) | 2009-02-01 | Oka | Applicant |
| US2009/0065810(A1) | 2009-03-01 | Honea et al. | Applicant |
| US2009/0072240(A1) | 2009-03-01 | Suh et al. | Applicant |
| US2009/0072269(A1) | 2009-03-01 | Suh et al. | Applicant |
| US2009/0072272(A1) | 2009-03-01 | Suh et al. | Applicant |
| US2009/0075455(A1) | 2009-03-01 | Mishra et al. | Applicant |
| US2009/0085065(A1) | 2009-04-01 | Mishra et al. | Applicant |
| US2009/0140262(A1) | 2009-06-01 | Ohki et al. | Applicant |
| US2009/0146185(A1) | 2009-06-01 | Suh et al. | Applicant |
| US2009/0201072(A1) | 2009-08-01 | Honea et al. | Applicant |
| US2009/0218598(A1) | 2009-09-01 | Goto | Applicant |
| US2009/0267078(A1) | 2009-10-01 | Mishra et al. | Applicant |
| US2009/0278144(A1) | 2009-11-01 | Sonobe et al. | Applicant |
| US2010/0019225(A1) | 2010-01-01 | Lee | Applicant |
| US2010/0019279(A1) | 2010-01-01 | Chen et al. | Applicant |
| US2010/0025730(A1) | 2010-02-01 | Heikman et al. | Examiner |
| US2010/0065923(A1) | 2010-03-01 | Charles et al. | Applicant |
| US2010/0067275(A1) | 2010-03-01 | Wang et al. | Applicant |
| US2010/0133506(A1) | 2010-06-01 | Nakanishi et al. | Applicant |
| US2010/0140660(A1) | 2010-06-01 | Wu et al. | Applicant |
| US2010/0201439(A1) | 2010-08-01 | Wu et al. | Applicant |
| US2010/0203234(A1) | 2010-08-01 | Anderson et al. | Applicant |
| US2010/0219445(A1) | 2010-09-01 | Yokoyama et al. | Applicant |
| US2010/0244087(A1) | 2010-09-01 | Horie et al. | Applicant |
| US2010/0264461(A1) | 2010-10-01 | Rajan et al. | Applicant |
| US2010/0288998(A1) | 2010-11-01 | Kikuchi et al. | Applicant |
| US2010/0314666(A1) | 2010-12-01 | Saito et al. | Examiner |
| US2011/0006346(A1) | 2011-01-01 | Ando et al. | Applicant |
| US2011/0012110(A1) | 2011-01-01 | Sazawa et al. | Applicant |
| US2011/0220917(A1) | 2011-09-01 | Hayashi et al. | Examiner |
| US2011/0249359(A1) | 2011-10-01 | Mochizuki et al. | Applicant |
| US2012/0168822(A1) | 2012-07-01 | Matsushita | Applicant |
| US2012/0193638(A1) | 2012-08-01 | Keller et al. | Applicant |
| US2012/0211800(A1) | 2012-08-01 | Boutros | Applicant |
| US2012/0217512(A1) | 2012-08-01 | Renaud | Applicant |
| US2012/0267637(A1) | 2012-10-01 | Jeon et al. | Examiner |
| US2012/0315445(A1) | 2012-12-01 | Mizuhara et al. | Applicant |
| CN1748320(A) | 2006-03-01 | Applicant | |
| CN101107713 | 2008-01-01 | Applicant | |
| CN10132207 | 2008-11-01 | Applicant | |
| CN101897029(A) | 2010-11-01 | Applicant | |
| CN102017160(A) | 2011-04-01 | Applicant | |
| CN103477543 | 2013-12-01 | Applicant | |
| CN103493206 | 2014-01-01 | Applicant | |
| EP1998376(A1) | 2008-12-01 | Applicant | |
| JP11-224950 | 1999-08-01 | Applicant | |
| JP2004-260114(A) | 2004-09-01 | Applicant | |
| JP2006-32749(A) | 2006-02-01 | Applicant | |
| JP2010-087076 | 2010-04-01 | Applicant | |
| TW200947703 | 2009-11-01 | Applicant | |
| TW201010076 | 2010-03-01 | Applicant | |
| TW201027759 | 2010-07-01 | Applicant | |
| WO2004/070791 | 2004-08-01 | Applicant | |
| WO2004/098060 | 2004-11-01 | Applicant | |
| WO2005/070007 | 2005-08-01 | Applicant | |
| WO2005/070009 | 2005-08-01 | Applicant | |
| WO2006/114883 | 2006-11-01 | Applicant | |
| WO2007/077666 | 2007-07-01 | Applicant | |
| WO2007/108404 | 2007-09-01 | Applicant | |
| WO2008/120094 | 2008-10-01 | Applicant | |
| WO2009/076076 | 2009-06-01 | Applicant | |
| WO2009/132039 | 2009-10-01 | Applicant | |
| WO2010/068554 | 2010-06-01 | Applicant | |
| WO2010/132587 | 2010-11-01 | Applicant | |
| WO2011/031431 | 2011-03-01 | Applicant | |
| WO2011/072027 | 2011-06-01 | Applicant | |
| WO2013/052833 | 2013-04-01 | Applicant |
Non-Patent Literature (83)
- International Application No. PCT/US2009/066647, International Preliminary Report on Patentability, 12 pages, Jun. 14, 2011.Applicant
- International Application No. PCT/US2008/076079, International Preliminary Report on Patentability, 6 pages, Mar. 24, 2010.Applicant
- International Application No. PCT/US2008/076160, International Search Report and Written Opinion, 11 pages, Mar. 18, 2009.Applicant
- International Application No. PCT/US2008/076199, International Preliminary Report on Patentability, 6 pages, Mar. 24, 2010.Applicant
- International Application No. PCT/US2008/085031, International Preliminary Report on Patentability, 6 pages, Jun. 15, 2010.Applicant
- International Application No. PCT/US2009/057554, International Preliminary Report on Patentability, 7 pages, Mar. 29, 2011.Applicant
- International Application No. PCT/US2009/057554, International Search Report and Written Opinion, 11 pages, May 10, 2010.Applicant
- International Application No. PCT/US2009/066647, International Search Report and Written Opinion, 16 pages, Jul. 1, 2010.Applicant
- International Application No. PCT/US2008/076030, International Preliminary Report on Patentability, 5 pages, Mar. 16, 2010.Applicant
- International Application No. PCT/US2009/041304, International Preliminary Report on Patentability, 8 pages, Nov. 6, 2010.Applicant
- International Application No. PCT/US2009/041304, International Search Report and Written Opinion, 13 pages, Dec. 18, 2009.Applicant
- International Application No. PCT/US2010/021824, International Search Report and Written Opinion, 9 pages, Aug. 23, 2010.Applicant
- International Application No. PCT/US2010/034579, International Preliminary Report on Patentability, 6 pages, Nov. 15, 2011.Applicant
- International Application No. PCT/US2010/034579, International Search Report and Written Opinion, 9 pages, Dec. 24, 2010.Applicant
- International Application No. PCT/US2010/046193, International Search Report and Written Opinion, 13 pages, Apr. 26, 2011.Applicant
- International Application No. PCT/US2010/059486, International Search Report and Written Opinion, 9 pages, Jul. 27, 2011.Applicant
- International Search Report and Written Opinion of the International Searching Authority, International Application Serial No. PCT/US2008/076079, 11 pages, Mar. 20, 2009.Applicant
- International Search Report and Written Opinion of the International Searching Authority, International Application Serial No. PCT/US2008/076199, 11 pages, Mar. 24, 2009.Applicant
- International Search Report and Written Opinion of the International Searching Authority, International Application Serial No. PCT/US2008/076030, 10 pages, Mar. 23, 2009.Applicant
- International Search Report and Written Opinion of the International Searching Authority, International Application Serial No. PCT/US2008/085031, 11 pages, Jun. 24, 2009.Applicant
- SIPO First Office action for App No. 200880120050.6, 8 pages, Aug. 2, 2011.Applicant
- Rajan et al., “Method for Heteroepitaxial growth of high quality N-Face GaN, InN and AIN and their alloys by metal organic chemical vapor deposition,” U.S. Appl. No. 60/866,035, filed Nov. 15, 2006, 31 pages.Applicant
- ‘SITIS Topic Details’ [online] “Planar, Low Switching Loss, Gallium Nitride Devices for Power Conversion Applications, SBIR N121-090 (Navy)” 2012, [retrieved on Jan. 6, 2012], Retrieved from the Internet: URL: <http://www.dodsbir.net/sitis/display—topic.asp?Bookmark=42087>, 3 pages.Applicant
- Ando et al., “10-W/mm AIGaN-GaN HFET with a field modulating plate,” IEEE Electron Device Letters, 2003, 24(5): 289-291.Applicant
- Arulkumaran et al., “Surface Passivation Effects on AIGaN/GaN High-electronmobility Transistors with SiO[sub 2], Si[sub 3]N[sub 4], and Silicon Oxynitride.” Applied Physics Letters84.4 (2004): 613.Applicant
- Chen et al., “High-performance A1GaNIGaN lateral field-effect rectifiers compatible with high electron mobility transistors,” Jun. 25, 2008, Applied Physics Letters, 92, 3 pp.Applicant
- Chu, “1200-V Normally Off GaN-on-Si Field-Effect Transistors With Low Dynamic ON-Resistance.” IEEE Electron Device Letters 32.5 (2011): 632-34.Applicant
- Coffie et al., “Unpassivated p-GaNI AIGaN/GaN HEMTs with 7.1 W Imm at 10 GhZ,” Electronic Letters, 39(19): 1419-1420, 2003.Applicant
- Coffie, “Characterizing and Suppressing DC-to-RF Dispersion in A1GaN/GaN High Electron Mobility Transistors,” 2003, PhD Thesis, University of California, Santa Barbara, 169 pp.Applicant
- Dora et al., “High Breakdown Voltage Achieved on AIGaN/GaN HEMTs with Integrated Slant Field Plates,” IEEE Electron Device Letters, 2006, 27(9):713-715.Applicant
- Dora et al., “Zr02 gate dielectrics produced by ultraviolet ozone oxidation for GaN and AIGaN/GaN transistors,” J. Vac. Sci. Technol. B, 2006, 24(2):575-581.Applicant
- Dora, “Understanding Material and Process Limits for High Breakdown Voltage AIGaN/GaN HEMs,” Diss. University of California, Santa Barbara, 2006, 157 pages.Applicant
- Fanciulli et al., “Structural and Electrical Properties of Hf02 Films Grown by Atomic Layer Deposition on Si, Ge, GaAs and GaN”, Mat. Res. Soc. Symp. Proc., 2004, 786: E6.14.1-E6.14.6.Applicant
- Green et al., “The effect of surface passivation on the microwave characteristics of un doped A1GaN/GaN HEMT's,” IEEE Electron Device Letters, Jun. 2000, 21(6): 268-270.Applicant
- Gu et al., “AIGaN/GaN MOS transistors using crystalline Zr02 as gate dielectric,” Proceedings of SPIE, 2007, vol. 6473, 64730S, 8 pp.Applicant
- Higashiwaki et al., “AIGaN/GaN Heterostructure Field-Effect Transistors on 4H-SiC Substrates with Current-Gain Cutoff Frequency of 190 GHz.” Applied Physics Express 1 (2008): 021103.Applicant
- Hwang, “Effects of a Molecular Beam Epitaxy Grown AIN Passivation Layer on AIGaN/GaN Heterojunction Field Effect Transistors.” Solid-State Electronics 48.2 (2004): 363-66.Applicant
- Im et al. “Normally Off GaN MOSFET Based on AIGaN/GaN Heterostructure With Extremely High 2DEG Density Grown on Silicon Substrate.” IEEE Electron Device Letters 31.3 (2010).Applicant
- Karmalkar et al., “Enhancement of breakdown voltage in AIGaN/GaN high electron mobility transistors using a field plate,” IEEE Transactions on Electron Devices, 48(8):1515-1521, 2001.Applicant
- Karmalkar et al., “Very high voltage AIGaN/GaN high electron mobility transistors using a field plate deposited on a stepped insulator,” Solid State Electronics, 2001, 45: 1645-1652.Applicant
- Keller et al., “GaN-GaN junctions with ultrathin AIN interlayers: expanding heterojunction design,” Applied Physics Letters, 2002, 80(23):4387-4389.Applicant
- Khan et al., “AIGaN/GaN metal oxide semiconductor heterostructure field effect transistor,” IEEE Electron Device Letters, 2000, 21 (2): 63-65.Applicant
- Kim, Dong Hyun. “Process Development and Device Characteristics of AIGaN/GaN HEMTs for High Frequency Applications,” 2008, 120 pages.Applicant
- Kumar et al., “High transconductance enhancement-mode AIGaN/GaN HEMTs on SiC substrate,” Electronics Letters, 2003, 39(24): 2 pgs; Online No. :20031124.Applicant
- Kuraguchi et al., “Normally-off GaN-MISFET with well-controlled threshold voltage,” Phys. Stats. Sol., 2007, 204(6):2010-2013.Applicant
- Lanford et al., “Recessed-gate enhancement-mode GaN HEMT with high threshold voltage,” Electronics Letters, 2005, 41(7), 2 pages.Applicant
- Lee et al., “Self-aligned process for emitter- and base-regrowth GaN HBTs and BJTs,” Solid-State Electronics, 45:243-247, 2001.Applicant
- Mishra et al., “AIFaN/GaN HEMTs—An Overview of Device Operation and Applications,” Proceedings of the IEEE, 2002, 90(6):1022-1031.Applicant
- Nanjo et al., “Remarkable Breakdown Voltage Enhancement in AIGaN Channel High Electron Mobility Transistors,” Applied Physics Letters 92.26 (2008):92-94.Applicant
- Ota et al., “A1GaN/GaN recessed MIS-Gate HFET with high threshold-voltage normally-off operation for power electronics applications,” IEEE Electron Device Letters, 2008, 29(7):668-670.Applicant
- Palacios et al., “Nitride-based high electron mobility transistors with a GaN spacer,” Applied Physics Letters, 2006, 89:073508-1-3.Applicant
- Palacios et al., “AIGaN/GaN HEMTs with an InGaN-based Back-barrier,” Device Research Conference Digest, 2005, pp. 181-182.Applicant
- Palacios et al., “AIGaN/GaN High Electron Mobility Transistors With InGaN Back-Barriers,” IEEE Electron Device Letters, 2006, 27(1):13-15.Applicant
- Pei et al., “Effect of Dielectric Thickness on Power Performance of AIGaN/GaN HEMTs,” IEEE Electron Device Letters, 2009, 30(4):313-315.Applicant
- Rajan et al., “Advanced transistor structures based on N-face GaN,” 32M International Symposium on Compound Semiconductors (ISCS), 2005, Europa-Park Rust, Germany, 2 pages.Applicant
- Saito et al., “Recess-Gate Structure Approach Toward Normally Off High—Voltage AIGaN/GaN HEMT for Power Electronics Applications,” IEEE Transactions on Electron Device, 2006, 53(2): 356-362.Applicant
- Shelton et al., “Selective area growth and characterization of AIGaN/GaN heterojunction bipolar transistors by metalorganic chemical vapor deposition,” IEEE Transactions on Electron Devices, 2001, 48(3): 490-494.Applicant
- Shen, “Advanced Polarization-Based Design of A1GaN/GaN HEMTs,” Jun. 2004, PhD Thesis, University of California, Santa Barbara, 191 pp.Applicant
- Sugiura et al., “Enhancement-mode n-channel GaN MOSFETs fabricated on p-GaN using Hf02 as gate oxide,” Electronics Letters, 2007, 43(17), 2 pp.Applicant
- Suh, “High-Breakdown Enhancement-Mode AIGaN/GaN HEMTs with Integrated Slant Field-Plate,” Electron Devices Meeting, 2006. IEDM '06. International (2006), 3 pages.Applicant
- Tipirneni et al., “Silicon Dioxide-Encapsulated High-Voltage AIGaN/GaN HFETs for Power-Switching Applications,” IEEE Electron Device Letters, 2007, 28(9): 784-86.Applicant
- Vetury et al., “Direct Measurement of Gate Depletion in High Breakdown (405V) Al/GaN/GaN Heterostructure Field Effect Transistors,” IEDM, 1998, 98: pp. 55-58.Applicant
- Wang et al., “Comparison of the effect of gate dielectric layer on 2DEG carrier concentration in strained AIGaN/GaN heterostructure,” Mater. Res. Soc. Symp. Proc., 2005,vol. 831, 6 pp.Applicant
- Wang et al., “Enhancement-Mode SbN4/AIGaN/GaN MISHFETs,” IEEE Electron Device Letters, 2006, 27(10):793-795.Applicant
- Wu et al., “A 97.8% Efficient GaN HEMT Boost Converter With 300-W Output Power at 1 MHz,” IEEE Electron Device Letters, 2008, 29(8): 824-26.Applicant
- Wu. “AIGaN/GaN Microwave Power High Mobility Transistors,” Diss. University of California, Santa Barbara, 1997, 134 pages.Applicant
- Yoshida, “AIGan/GaN power FET,” Furukawa Review, 2002,21:7-11.Applicant
- Zhang, “High Voltage GaN HEMTs with Lowon-resistance for Switching Applicationson-resistance for Switching Applications,” Diss. University of California, Santa Barbara, 2002, 166 pages.Applicant
- Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2011/063975, mailed May 18, 2012, 8 pages.Applicant
- Authorized officer Sang-Taek Kim, International Search Report and Written Opinion in PCT/US2011/061407, mailed May 22, 2012, 10 pages.Applicant
- Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2012/023160, mailed May 24, 2012, 9 pages.Applicant
- Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2012/027146, mailed Sep. 24, 2012, 12 pages.Applicant
- Napierala et al. (2006), “Selective GaN Epitaxy on Si(111) Substrates Using Porous Aluminum Oxide Buffer Layers,” Journal of the Electrochemical Society, 153(2):G125-G127, 4 pages.Applicant
- Search Report and Action in TW Application No. 098132132, issued Dec. 6, 2012, 8 pages.Applicant
- SIPO First Office Action for Application No. 200980114639.X, issued May 14, 2012, 13 pages.Applicant
- Zhanghong Content, Shanghai Institute of Metallurgy, Chinese Academy of Sciences, “Two-dimensional Electron Gas and High Electron Mobility Transistor (HEMT),” Dec. 31, 1984, 17 pages.Applicant
- Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2008/076160, mailed Mar. 25, 2010, 6 pages.Applicant
- Authorized officer Beate Giffo-Schmitt, International Preliminary Report on Patentability in PCT/US2010/021824, mailed Aug. 18, 2011, 7 pages.Applicant
- Authorized officer Philippe Bécamel, International Preliminary Report on Patentability in PCT/US2010/046193, mailed Mar. 8, 2012, 10 pages.Applicant
- Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/059486, mailed Jun. 21, 2012, 6 pages.Applicant
- European Search Report in Application No. 10 81 5813.0, mailed Mar. 12, 2013, 9 pages.Applicant
- Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2013/035837, mailed Jul. 30, 2013, 9 pages.Applicant
- Authorized officer Hye Lyun Park, International Search Report and Written Opinion in PCT/US2013/050914, mailed Oct. 18, 2013, 11 pages.Applicant