US 8,566,516 B2Grant
Refresh management of memory modules
Issue Date:2013-10-22
•24 Claims
•19 Drawing Sheets
Abstract
One embodiment sets forth an interface circuit configured to manage refresh command sequences that includes a system interface adapted to receive a refresh command from a memory controller, clock frequency detection circuitry configured to determine the timing for issuing staggered refresh commands to two or more memory devices coupled to the interface circuit based on the refresh command received from the memory controller, and at least two refresh command sequence outputs configured to generate the staggered refresh commands for the two or more memory devices.
Metadata
Assignee
- Google Inc.
Inventors
- Keith R. Schakel
- Suresh Natarajan Rajan
- Michael John Sebastian Smith
- David T. Wang
Application Information
Application Number:US 11/929,631
Filing Date:2007-10-30
Priority Date:2006-07-31
Art Unit:2188
Classifications
IPC:
G06F13/12
Patent Drawings (19 sheets)
Description
Cross-Reference to Related Applications
[0001] This application is a continuation of the U.S. patent application Ser. No. 11/828,181, filed on Jul. 25, 2007, which is a continuation-in-part of the U.S. patent application Ser. No. 11/584,179, filed on Oct. 20, 2006 now U.S. Pat. No. 7,581,127, which is a continuation of the U.S. patent application Ser. No. 11/524,811, filed on Sep. 20, 2006 now U.S. Pat. No. 7,590,796, which is a continuation-in-part of the U.S. patent application Ser. No. 11/461,439, filed on Jul. 31, 2006 now U.S. Pat. No. 7,580,312. Application Ser. No. 11/828,181 also claims the priority benefit of U.S. Provisional Patent Application No. 60/823,229, filed on Aug. 22, 2006. The subject matter the above related applications is hereby incorporated herein by reference. However, insofar as any definitions, information used for claim interpretation, etc. from the above parent application conflict with that set forth herein, such definitions, information, etc. in the present application should apply.
Background of the Invention
[0002] 1. Field of the Invention
[0003] Embodiments of the present invention generally relate to memory modules and, more specifically, to methods and apparatus for refresh management of memory modules.
[0004] 2. Description of the Related Art
[0005] The storage capacity of memory systems is increasing rapidly due to various trends in computing, such as the introduction of 64-bit processors, multi-core processors, and advanced operating systems. Such memory systems may include one or more memory devices, such as, for example, dynamic random access memory (DRAM) devices. The cells of a typical DRAM device can retain data for a time period ranging from several seconds to tens of seconds, but to ensure that the data is properly retained and not lost, DRAM manufacturers usually specify a very low threshold for instituting a refresh operation. The specification for most modern memory systems containing DRAM devices is that the cells of the DRAM devices are refreshed once every 64 milliseconds. This means that each cell in a given DRAM device must be read out to the sense amplifier and then written back into the DRAM device at full signal strength once every 64 milliseconds. Furthermore, for some DRAM devices, to account for the effect of higher signal loss rate at higher temperature, the refresh rate is doubled when the device is operating above a standard temperature, typically above 85° C.
[0006] To simplify the task of ensuring that all DRAM cells are properly refreshed, most DRAM devices, including double data rate (DDR) and DDR2 synchronous DRAM (SDRAM) devices, have an internal refresh row address register that keeps track of the row identification (ID) of the last refreshed row. Typically, a memory controller sends a single refresh command to the DRAM device. Subsequently, the DRAM device increments the row ID in the refresh row address register and executes a sequence of standard steps (typically referred to a “row cycle”) to refresh the data contained in DRAM cells of all rows with the appropriate row ID's in all of the banks in the DRAM device.
[0007] With the advent of higher capacity DRAM devices, there are more cells to refresh. Thus, to properly refresh all DRAM cells in a higher capacity DRAM device, either the refresh operations need to be performed more frequently or more cells need to be refreshed with each refresh command. To simplify memory controller design, the choice made by DRAM device manufacturers and memory controller designers is to keep the frequency of refresh operations the same, but refresh more DRAM cells for each refresh operation for the higher capacity DRAM devices. However, one issue associated with the action of refreshing more DRAM devices for each refresh operation in the higher capacity DRAM devices is that larger electrical currents may be drawn by the higher capacity DRAM devices for each refresh operation.
[0008] As the foregoing illustrates, what is needed in the art are new techniques for refreshing multiple memory devices in a memory system. In particular, higher capacity DRAM devices that must refresh a large number of DRAM cells for each refresh command.
Summary of the Invention
[0009] One embodiment sets forth an interface circuit configured to manage refresh command sequences. The interface circuit includes a system interface adapted to receive a refresh command from a memory controller, clock frequency detection circuitry configured to determine the timing for issuing staggered refresh commands to two or more memory devices coupled to the interface circuit based on the refresh command received from the memory controller, and at least two refresh command sequence outputs configured to generate the staggered refresh commands for the two or more memory devices.
Brief Description of the Drawings
[0010] So that the manner in which the above recited features can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
[0011] FIG. 1A illustrates a multiple memory device system, according to one embodiment;
[0012] FIG. 1B illustrates a memory stack, according to one embodiment;
[0013] FIG. 1C illustrates a multiple memory device system, according to one embodiment that includes both an intelligent register and a intelligent buffer;
[0014] FIG. 2 illustrates a multiple memory device system, according to another embodiment;
[0015] FIG. 3 illustrates an idealized current draw as a function of time for a refresh cycle of a single memory device that executes two internal refresh cycles for each external refresh command, according to one embodiment;
[0016] FIG. 4A illustrates current draw as a function of time for two refresh cycles, started independently and staggered by a time period of half of the period of a single refresh cycle, according to another embodiment;
[0017] FIG. 4B illustrates voltage droop as a function of a stagger offset for two refresh cycles, according to one embodiment;
[0018] FIG. 5 illustrates the start and finish times of eight independent refresh cycles, according to one embodiment;
[0019] FIG. 6 illustrates a configuration of eight memory devices refreshed by two independently controlled refresh cycles starting at times tST1 and tST2, respectively, according to one embodiment;
[0020] FIG. 7 illustrates a configuration of eight memory devices refreshed by four independently controlled refresh cycles starting at times tST1, tST2, tST3 and tST4, respectively, according to another embodiment;
[0021] FIG. 8 illustrates a configuration of sixteen memory devices refreshed by eight independently controlled refresh cycles tST1, tST2, tST3 and tST4, tST5, tST6, tST7 and tST8, respectively, according to one embodiment;
[0022] FIG. 9 illustrates the octal configuration of the memory devices of FIG. 8 implemented within the multiple memory device system of FIG. 1A , according to one embodiment;
[0023] FIG. 10A is a flowchart of method steps for configuring, calculating, and generating the timing and assertion of two or more refresh commands, according to one embodiment;
[0024] FIG. 10B depicts a series of operations for calculating refresh stagger times for a given configuration.
[0025] FIG. 11 is a flowchart of method steps for configuring, calculating, and generating the timing and assertion of two or more refresh commands continuously and asynchronously, according to one embodiment;
[0026] FIG. 12 illustrates the interface circuit of FIG. 1A with refresh command outputs adapted to connect to a plurality of memory devices, such as the memory devices of FIG. 1A , according to one embodiment;
[0027] FIG. 13 is an exemplary illustration of a 72-bit ECC DIMM based upon industry-standard DRAM devices arranged vertically into stacks and horizontally into an array of stacks, according to one embodiment; and
[0028] FIG. 14 is a conceptual illustration of a computer platform including an interface circuit.
Detailed Description
[0029] Illustrative information will now be set forth regarding various optional architectures and features of different embodiments with which the foregoing frameworks may or may not be implemented, per the desires of the user. It should be strongly noted that the following information is set forth for illustrative purposes and should not be construed as limiting in any manner. Any of the following features may be optionally incorporated with or without the other features described.
[0030] FIG. 1A illustrates a multiple memory device system 100, according to one embodiment. As shown, the multiple memory device system 100 includes, without limitation, a system device 106 coupled to an interface circuit 102, which is, in turn, coupled to a plurality of physical memory devices 104A-N. The memory devices 104A-N may be any type of memory devices. For example, in various embodiments, one or more of the memory devices 104A, 104B, 104N may include a monolithic memory device. For instance, such monolithic memory device may take the form of dynamic random access memory (DRAM). Such DRAM may take any form including, but not limited to synchronous (SDRAM), double data rate synchronous (DDR DRAM, DDR2 DRAM, DDR3 DRAM, etc.), quad data rate (QDR DRAM), direct RAMBUS (DRDRAM), fast page mode (FPM DRAM), video (VDRAM), extended data out (EDO DRAM), burst EDO (BEDO DRAM), multibank (MDRAM), synchronous graphics (SGRAM), and/or any other type of DRAM. Of course, one or more of the memory devices 104A, 104B, 104N may include other types of memory such as magnetic random access memory (MRAM), intelligent random access memory (IRAM), distributed network architecture (DNA) memory, window random access memory (WRAM), flash memory (e.g. NAND, NOR, or others, etc.), pseudostatic random access memory (PSRAM), wetware memory, and/or any other type of memory device that meets the above definition. In some embodiments, each of the memory devices 104A-N is a separate memory chip. For example, each may be a DDR2 DRAM.
[0031] In some embodiments, the any of the memory devices 104A-N may itself be a group of memory devices, or may be a group in the physical orientation of a stack. For example, FIG. 1B shows a memory device 130 which is comprised of a group of DRAM memory devices 132A-132N all electrically interconnected to each other and an intelligent buffer 133. In alternative embodiments, the intelligent buffer 133 may include the functionality of interface circuit 102. Further, the memory device 130 may be included in a DIMM (dual in-line memory module) or other type of memory module.
[0032] The memory devices 1032A-N may be any type of memory devices. Furthermore, in some embodiments, the memory devices 104A-N may be symmetrical, meaning each has the same capacity, type, speed, etc., while in other embodiments they may be asymmetrical. For ease of illustration only, three such memory devices are shown, 104A, 104B, and 104N, but actual embodiments may use any plural number of memory devices. As will be discussed below, the memory devices 104A-N may optionally be coupled to a memory module (not shown), such as a DIMM.
[0033] The system device 106 may be any type of system capable of requesting and/or initiating a process that results in an access of the memory devices 104A-N. The system device 106 may include a memory controller (not shown) through which the system device 106 accesses the memory devices 104A-N.
[0034] The interface circuit 102 may include any circuit or logic capable of directly or indirectly communicating with the memory devices 104A-N, such as, for example, an interface circuit advanced memory buffer (AMB) chip or the like. The interface circuit 102 interfaces a plurality of signals 108 between the system device 106 and the memory devices 104A-N. The signals 108 may include, for example, data signals, address signals, control signals, clock signals, and the like. In some embodiments, all of the signals 108 communicated between the system device 106 and the memory devices 104A-N are communicated via the interface circuit 102. In other embodiments, some other signals, shown as signals 110, are communicated directly between the system device 106 (or some component thereof, such as a memory controller or an AMB) and the memory devices 104A-N, without passing through the interface circuit 102. In some embodiments, the majority of signals are communicated via the interface circuit 102, such that L>M.
[0035] As will be explained in greater detail below, the interface circuit 102 presents to the system device 106 an interface to emulate memory devices which differ in some aspect from the physical memory devices 104A-N that are actually present within system 100. The terms “emulating,” “emulated,” “emulation,” and the like are used herein to signify any type of emulation, simulation, disguising, transforming, converting, and the like, that results in at least one characteristic of the memory devices 104A-N appearing to the system device 106 to be different than the actual, physical characteristic of the memory devices 104A-N. For example, the interface circuit 102 may tell the system device 106 that the number of emulated memory devices is different than the actual number of physical memory devices 104A-N. In various embodiments, the emulated characteristic may be electrical in nature, physical in nature, logical in nature, pertaining to a protocol, etc. An example of an emulated electrical characteristic might be a signal or a voltage level. An example of an emulated physical characteristic might be a number of pins or wires, a number of signals, or a memory capacity. An example of an emulated protocol characteristic might be timing, or a specific protocol such as DDR3.
[0036] In the case of an emulated signal, such signal may be an address signal, a data signal, or a control signal associated with an activate operation, pre-charge operation, write operation, mode register set operation, refresh operation, etc. The interface circuit 102 may emulate the number of signals, type of signals, duration of signal assertion, and so forth. In addition, the interface circuit 102 may combine multiple signals to emulate another signal.
[0037] The interface circuit 102 may present to the system device 106 an emulated interface, for example, a DDR3 memory device, while the physical memory devices 104A-N are, in fact, DDR2 memory devices. The interface circuit 102 may emulate an interface to one version of a protocol, such as DDR2 with 3-3-3 latency timing, while the physical memory chips 104A-N are built to another version of the protocol, such as DDR with 5-5-5 latency timing. The interface circuit 102 may emulate an interface to a memory having a first capacity that is different than the actual combined capacity of the physical memory devices 104A-N.
[0038] An emulated timing signal may relate to a chip enable or other refresh signal. Alternatively, an emulated timing signal may relate to the latency of, for example, a column address strobe latency (tCAS), a row address to column address latency (tRCD), a row precharge latency (tRP), an activate to precharge latency (tRAS), and so forth.
[0039] The interface circuit 102 may be operable to receive a signal 107 from the system device 106 and communicate the signal 107 to one or more of the memory devices 104A-N after a delay (which may be hidden from the system device 106). In one embodiment, such a delay may be fixed, while in other embodiments, the delay may be variable. If variable, the delay may depend on e.g. a function of the current signal or a previous signal, a combination of signals, or the like. The delay may include a cumulative delay associated with any one or more of the signals. The delay may result in a time shift of the signal 107 forward or backward in time with respect to other signals. Different delays may be applied to different signals. The interface circuit 102 may similarly be operable to receive the signal 108 from one of the memory devices 104A-N and communicate the signal 108 to the system device 106 after a delay.
[0040] The interface circuit 102 may take the form of, or incorporate, or be incorporated into, a register, an AMB, a buffer, or the like, and may comply with JEDEC standards, and may have forwarding, storing, and/or buffering capabilities.
[0041] In one embodiment, the interface circuit 102 may perform multiple operations when a single operation is commanded by the system device 106, where the timing and sequence of the multiple operations are performed by the interface circuit 102 to the one or more of the memory devices without the knowledge of the system device 106. One such operation is a refresh operation. In the situation where the refresh operations are issued simultaneously, a large parallel load is presented to the power supply. To alleviate this load, multiple refresh operations could be staggered in time, thus reducing instantaneous load on the power supply. In various embodiments, the multiple memory device system 100 shown in FIG. 1A may include multiple memory devices 104A-N capable of being independently refreshed by the interface circuit 102. The interface circuit 102 may identify one or more of the memory devices 104A-N which are capable of being refreshed independently, and perform the refresh operation on those memory devices. In yet another embodiment, the multiple memory device system 100 shown in FIG. 1A includes the memory devices 104A-N which may be physically oriented in a stack, with each of the memory devices 104A-N capable to read/write a single bit. For example, to implement an eight-bit wide memory in a stack, eight one-bit wide memory devices 104A-N could be arranged in a stack of eight memory devices. In such a case, it may be desirable to control the refresh cycles of each of the memory devices 104A-N independently.
[0042] The interface circuit 102 may include one or more devices which together perform the emulation and related operations. In various embodiments, the interface circuit may be coupled or packaged with the memory devices 104A-N, or with the system device 106 or a component thereof, or separately. In one embodiment, the memory devices and the interface circuit are coupled to a DIMM. In alternative embodiments, the memory devices 104 and/or the interface circuit 102 may be coupled to a motherboard or some other circuit board within a computing device.
[0043] FIG. 1C illustrates a multiple memory device system, according to one embodiment. As shown, the multiple memory device system includes, without limitation, a host system device coupled to an host interface circuit, also known as an intelligent register circuit 102, which is, in turn, coupled to a plurality of intelligent buffer circuits 107A-107D, memory devices which is, in turn, coupled to a plurality of physical memory devices 104A-N.
[0044] FIG. 2 illustrates a multiple memory device system 200, according to another embodiment. As shown, the multiple memory device system 200 includes, without limitation, a system device 204 which communicates address, control, and clock signals 208 and data signals 210 with a memory subsystem 201. The memory subsystem 201 includes an interface circuit 202, which presents the system device 204 with an emulated interface to emulated memory, and a plurality of physical memory devices, which are shown as DRAM 06A-D. In one embodiment, the DRAM devices 206A-D are stacked, and the interface circuit 202 is electrically disposed between the DRAM devices 206A-D and the system device 204. Although the embodiments described here show the stack consisting of multiple DRAM circuits, a stack may refer to any collection of memory devices (e.g., DRAM circuits, flash memory devices, or combinations of memory device technologies, etc.).
[0045] The interface circuit 202 may buffer signals between the system device 204 and the DRAM devices 206A-D, both electrically and logically. For example, the interface circuit 202 may present to the system device 204 an emulated interface to present the memory as though the memory comprised a smaller number of larger capacity DRAM devices, although, in actuality, the memory subsystem 201 includes a larger number of smaller capacity DRAM devices 206A-D. In another embodiment, the interface circuit 202 presents to the system device 204 an emulated interface to present the memory as though the memory were a smaller (or larger) number of larger capacity DRAM devices having more configured (or fewer configured) ranks, although, in actuality, the physical memory is configured to present a specified number of ranks. Although the FIG. 2 shows four DRAM devices 206A-D, this is done for ease of illustration only. In other embodiments, other numbers of DRAM devices may be used.
[0046] As also shown in FIG. 2 , the interface circuit 202 is coupled to send address, control, and clock signals 208 to the DRAM devices 206A-D via one or more buses. In the embodiment shown, each of the DRAM devices 206A-D has its own, dedicated data path for sending and receiving data signals 210 to and from the interface circuit 202. Also, in the embodiment shown, the DRAM devices 206A-D are physically arranged on a single side of the interface circuit 202.
[0047] In one embodiment, the interface circuit 202 may be a part of the stack of the DRAM devices 206A-D. In other embodiments, the interface circuit 202 may be the bottom-most chip in the stack or otherwise disposed in or on the stack, or may be separate from the stack.
[0048] In some embodiments, the interface circuit 202 may perform operations whose relative timing and ordering are executed without the knowledge of the system device 204. One such operation is a refresh operation. The interface circuit 202 may identify one or more of the DRAM devices 206A-D that should be refreshed concurrently when a single refresh operation is issued by the system device 204 and perform the refresh operation on those DRAM devices. The methods and apparatuses capable of performing refresh operations on a plurality of memory devices are described later herein.
[0049] In general, it is desirable to manage the application of refresh operations such that the current draw and voltage levels remain within acceptable limits. Such limits may depend on the number and type of the memory devices being refreshed, physical design characteristics, and the characteristics of the system device (e.g., system devices 106, 204.)
[0050] FIG. 3 illustrates an idealized current draw as a function of time for a refresh cycle of a single memory device that executes two internal refresh cycles for each external refresh command, according to one embodiment. The single memory device may be, for example, one of the memory devices 104A-N described in FIG. 1A or one of the DRAM devices described in FIG. 2 .
[0051] FIG. 3 also shows several time periods, in particular, tRAS, and tRC. There is relatively less current draw during the 35 ns period between 40 ns and 75 ns as compared with the 35 ns period between 5 ns and 40 ns. Thus, in the specific case of managing refresh cycles independently for two memory devices (or independently for two banks), the instantaneous current draw can be minimized by staggering the beginning of the refresh cycles of the individual memory devices. In such an embodiment, the peak current draw for two independent, staggered refresh cycles of the two memory devices is reduced by starting the second refresh cycle at about 30 ns. However, in practical (non-idealized) systems, the optimal start time for a second or any subsequent refresh cycle may be a function of time as well as a function of many variables other than time.
[0052] FIG. 4A illustrates current draw as a function of time for two refresh cycles 410 and 420, started independently and staggered by a time period of half of the period of a single refresh cycle.
[0053] FIG. 4B illustrates voltage droop on the VDD voltage supply from the nominal voltage of 1.8 volt as a function of a stagger offset for two refresh cycles, according to one embodiment. “Stagger offset” is defined herein as the difference between the starting times of the first and second refresh cycles.
[0054] A curve of the voltage droop on the VDD voltage supply from the nominal voltage of 1.8 volt as a function of the stagger offset as shown in FIG. 4B can be generated from simulation models of the interconnect components and the interconnect itself, or can be dynamically calculated from measurements. Three distinct regions become evident in this curve:
-
- [0055] A: A local minimum in the voltage droop on the VDD voltage supply from the nominal voltage of 1.8 volt results when the refreshes are staggered by an offset such that the increasing current transient from one refresh event counters the decreasing current transient from another refresh event. The positive slew rate from one refresh produces destructive interference with the negative slew rate from another refresh, thus reducing the effective load.
- [0056] B: The best case, namely when the droop is minimum, occurs when the current draw profiles have almost zero overlap.
- [0057] C: Once the waveforms are separated in time so that the refresh cycles do not overlap additional stagger spacing does not offer significant additional relief to the power delivery system. Consequently, thereafter, the level of voltage droop on the VDD supply voltage remains nearly constant.
[0058] As can be seen from a simple inspection, the optimal time to begin the second refresh cycle is at the point of minimum voltage droop (highest voltage), point B, which in this example is at about 110 ns. Persons skilled in the art will understand that the values used in the calculations resulting in the curve of FIG. 4B are for illustrative purposes only, and that a large number of other curves with different points of minimum voltage droop are possible, depending on the characteristics of the memory device, and the electrical characteristics of the physical design of the memory subsystem.
[0059] FIG. 5 illustrates the start and finish times of eight independent refresh cycles, according to one embodiment of the present application. The optimization of the start times of successive independent refresh cycles may be accomplished by circuit simulation (e.g., SPICE™ or H-SPICE as sold by Cadence Design Systems) or with logic-oriented timing analysis tools (e.g. Verilog™ as sold by Cadence Design Systems). Alternatively, the start times of the independent refresh cycles may be optimized dynamically through implementation of a dynamic parameter extraction capability. For example, the interface circuit 202 may contain a clock frequency detection circuit that the interface circuit 202 can use to determine the optimal timing for the independent refresh cycles. In the example of FIG. 5 , the first independently controlled duple of cycles 510 and 511 begins at time zero. The next independently controlled duple of cycles, cycles 520 and 521, begins approximately at time 25 nS, and the next duple at approximately 37 nSec. In this example, current draw is reduced inasmuch as each next duple of refresh cycles does not begin until such time as the peak current draw of the previous duple has passed. This simplified regime is for illustrative purposes, and one skilled in the art will recognize that other regimes would emerge depending on the characteristic shape of the current draw during a refresh cycle.
[0060] In some embodiments, multiple instances of a memory device may be organized to form memory words that are longer than a single instance of the aforementioned memory device. In such a case, it may be convenient to control the independent refresh cycles of the multiple instances of the memory device that form such a memory word with multiple independently controlled memory refresh commands, with a separate refresh command sequence corresponding to each different instance of the memory device.
[0061] FIG. 6 illustrates a configuration of eight memory devices refreshed by two independently controlled refresh cycles starting at times tST1 and tST2, respectively, according to one embodiment. The motivation for the refresh schedule is to minimize voltage droop while completing all refresh operations with the allotted time window, as per JEDEC specifications.
[0062] As shown, the eight memory devices are organized into two DRAM stacks, and each DRAM stack is driven by two independently controllable refresh command sequences. The memory devices labeled R0B01[7:4], R0B01[3:0], R1B45[7:4], and R1B45[3:0] are refreshed by refresh cycle tST1, while the remaining memory devices are refreshed by the refresh cycle tST2.
[0063] FIG. 7 illustrates a configuration of eight memory devices refreshed by four independently controlled refresh cycles starting at tST1, tST2, tST3 and tST4, respectively, according to another embodiment. Such a configuration is referred to herein as a “quad configuration,” and the stagger offsets in this configuration are referred to as “quad-stagger.” The quad-stagger allows for four independent stagger times distributed over eight devices, thus spreading out the total current draw and lowering large slews that may result from simultaneous activation of refresh cycles in all eight DRAM devices.
[0064] FIG. 8 illustrates a configuration of sixteen memory devices refreshed by eight independently controlled refresh cycles, according to yet another embodiment. Such a configuration is referred to herein as an “octal configuration.” The motivation for this stagger schedule is the same as for the previously mentioned dual and quad configurations, however in the octal configuration it is not possible to complete all refresh operation on all eight memories within the window unless the operations are bunched up more closely than in the quad or dual cases.
[0065] FIG. 9 illustrates the octal configuration of the memory devices of FIG. 8 implemented within the multiple memory device system 100 of FIG. 1A , according to one embodiment. As previously described, the system device 106 is connected to the interface circuit 102, which, in turn, is connected to the memory devices 104A-N. As shown in FIG. 9 , there are four independently controllable refresh command sequence outputs of block 930. Outputs of R0 are independently controllable refresh command sequences. Also, outputs of R1 are independently controllable refresh command sequences. The blocks 930, 940, implement their respective functionalities using a combination of logic gates, transistors, finite state machines, programmable logic or any technique capable of operating on or delaying logic or analog signals.
[0066] The techniques and exemplary embodiments for how to independently control refresh command sequences to a plurality of memory devices using an interface circuit have now been disclosed. The following describes various techniques for calculating the timing of assertions of the refresh command sequences.
[0067] FIG. 10A is a flowchart of method steps for configuring, calculating, and generating the timing and assertion of two or more refresh command sequences, according to one embodiment. Although the method is described with respect to the system of FIG. 1A , persons skilled in the art will understand that any system configured to perform the method steps, in any order, is within the scope of the claims. As shown in FIG. 10A , the method includes the steps of analyzing the connectivity of the refresh command sequences between the memory devices 104 A-N and the interface circuit 102 outputs, calculating the timing of each of the independently controlled refresh command sequences, and asserting each of the refresh command sequences at the calculated time. In exemplary embodiments, one or more of the steps of FIG. 10A are performed in the logic embedded in the interface circuit 102. In another embodiment one or more of the steps of FIG. 10A are performed in the logic embedded in the interface circuit 102 while any remaining steps of FIG. 10A are performed in the intelligent buffer 133.
[0068] In one embodiment, analyzing the connectivity of the refresh command sequences between the memory devices 104A-N and the interface circuit 102 outputs is performed statically, prior to applying power to the system device 106. Any number of characteristics of the system device 106, motherboard, trace-length, capacitive loading, memory type, interface circuit output buffers, or other physical design characteristics, may be used in an analysis or simulation in order to analyze or optimize the timing of the plurality of independently controllable refresh command sequences.
[0069] In another embodiment, analyzing the connectivity of the refresh command sequences between the memory devices 104A-N and the interface circuit 102 outputs is performed dynamically, after applying power to the system device 106. Any number of characteristics of the system device 106, motherboard, trace-length, capacitive loading, memory type, interface circuit output buffers, or other physical design characteristics, may be used in an analysis or simulation in order to analyze or optimize the timing of the plurality of independently controllable refresh command sequences.
[0070] In some embodiments of the multiple memory device system of FIG. 1A , the physical design can have a significant impact on the current draw, voltage droop, and staggering of the multiple independently controlled refresh command sequences. A designer of a DIMM, motherboard, or system would seek to minimize spikes in current draw, the resulting voltage droop on the VDD voltage supply, and still meet the required refresh cycle time. Some rules and guidelines for the physical design of the trace lengths and capacitance for the signals 108, and for the packaging of the memory circuits 104A-104N as related to refresh staggering include:
-
- [0071] Reduce the inductance between intelligent buffer 133 and each memory device 132A-N, between intelligent buffer 133 and the intelligent register 102.
- [0072] Increase decoupling capacitance between VDD and VSS at all levels of the PDS: PCB, BGA, substrate, wirebond, RDL and die.
- [0073] Separate the spikes in current draw by staggering the refresh times between multiple memory devices.
[0074] In another embodiment, configuring the connectivity of the refresh command sequences between the memory devices 104A-N and the interface circuit 102 outputs is performed periodically at times after application of power to the system device 106. Dynamic configuration uses a measurement unit (e.g., element 1202 of FIG. 12 ) that is capable of performing a series of analog and logic tests on one or more of various pins of the interface circuit 102 such that actual characteristics of the pin is measured and stored for use in refresh scheduling calculations. Examples of such characteristics include, but are not limited to timing of response at first detected voltage change, timing of response where detected voltage change crosses the logic—1/logic—0 threshold value, timing of response at peak detected voltage change, duration and amplitude of response ring, operating frequency of the interface circuit and operating frequency of the DRAM devices etc.
[0075] FIG. 10B shows steps of a method to be performed periodically at some time after application of power to the system device 106. The steps include determining the connectivity characteristics of the affecting communication of the refresh commands, determining operating conditions, including one or more temperatures, determining the configuration of the memory (e.g. size, number of ranks, memory word organization, etc.), calculating the refresh timing for initialization, and calculating refresh timing for the operation phase. Similarly to the method of 10A, the method of 10B may be applied repeatedly, beginning at any step, in an autonomous fashion or based on any technically feasible event, such as a power-on reset event or the receipt of a time-multiplexed or other signal, a logical combination of signals, a combination of signals and stored state, a command or a packet from any component of the host system, including the memory controller.
[0076] In embodiments where one or more temperatures are measured, the calculation of the refresh timing considers not only the measured temperatures, but also the manufacturer's specifications of the DRAMs
[0077] FIG. 11 is a flowchart of method steps for analysing, calculating, and generating the timing and assertion of two or more refresh command sequences continuously and asynchronously, according to one embodiment. Although the method is described with respect to the systems of FIGS. 1A , 1B, 1C, and FIG. 12 , persons skilled in the art will understand that any system configured to implement the method steps in any order, is within the scope of the claims. As shown in FIG. 11 , the method includes the steps of continuously and asynchronously analysing the connectivity affecting the assertion of refresh commands between the memory devices 104A-N and the interface circuit 102 outputs, continuously and asynchronously calculating the timing of each of the independently controlled refresh command sequences, and continuously and asynchronously scheduling the assertion of each of the refresh command sequences at the calculated time. In one embodiment, the method steps of FIG. 11 may be implementation in hardware. Those skilled in the art will recognize that physical characteristics such as capacitance, resistance, inductance and temperature may vary slightly with time and during operation, and such variations may affect scheduling of the refresh commands. Moreover, during operation, the assertion of refresh commands is intended to continue on a schedule that is not in violation of any schedule required by the DRAM manufacturer, therefore the step of calculating timing of refresh command sequences and may operate concurrently with the step of asserting refresh command sequences.
[0078] FIG. 12 illustrates the interface circuit 102 of FIG. 1A with refresh command sequence outputs 1201 adapted to connect to a plurality of memory devices, such as the memory devices 104A-N of FIG. 1A , according to one embodiment. In this embodiment, each of a measurement unit 1202, a calculation unit 1204, and a scheduler 1206 is configured to operate continuously and asynchronously.
[0079] The measurement unit 1202 is configured to generate signals 1205 and to sample analog values of inputs 1203 either autonomously at some time after power-on or upon receiving a command from the system device 106. The measurement unit 1202 also is operable to determine the configuration of the memory devices 104A-N (not shown). The configuration determination and measurements are communicated to the calculation unit 1204. The calculation unit 1204 analyses the measurements received from the measurement unit 1202 and calculates the optimized timing for staggering the refresh command sequences, as previously described herein.
[0080] Understanding the use of the disclosed techniques for managing refresh commands, there are many apparent embodiments based upon industry-standard configurations of DRAM devices.
[0081] FIG. 13 is an exemplary illustration of a 72-bit ECC (error-correcting code) DIMM based upon industry-standard DRAM devices 1310 arranged vertically into stacks 1320 and horizontally into an array of stacks, according to one embodiment. As shown, the stacks of DRAM devices 1320 are organized into an array of stacks of sixteen 4-bit wide DRAM devices 1310 resulting in a 72-bit wide DIMM. Persons skilled in the art will understand that many configurations of the ECC DIMM of FIG. 13 may be possible and envisioned. A few of the exemplary configurations are further described in the following paragraphs.
[0082] In another embodiment, the configuration contains N DRAM devices, each of capacity M that—in concert with the interface circuit(s) 1470—emulates one DRAM devices, each of capacity N*M. In a system with a system device 1420 designed to interface with a DRAM device of capacity N*M, the system device will allow for a longer refresh cycle time than it would allow to each DRAM device of capacity M. In this configuration, when a refresh command is issued by the system device to the interface circuit, the interface circuit will stagger N numbers of refresh cycles to the N numbers of DRAM devices. In one optional feature, the interface circuit may use a user-programmable setting or a self calibrated frequency detection circuit to compute the optimal stagger spacing between each of the N numbers of refresh cycles to each of the N numbers of DRAM devices. The result of the computation is minimized voltage droop on the power delivery network and functional correctness in that the entire sequence of N staggered refresh events are completed within the refresh cycle time expected by the system device. For example, a configuration may contain 4 DRAM devices, each 1 gigabit in capacity that an interface circuit may use to emulate one DRAM device that is 4 gigabit in capacity. In a JEDEC compliant DDR2 memory system, the defined refresh cycle time for the 4 gigabit device is 327.5 nanoseconds, and the defined refresh cycle time for the 1 gigabit device is 127.5 nanoseconds. In this specific example, the interface circuit may stagger refresh commands to each of the 1 gigabit DRAM devices with spacing that is carefully selected based on the operating characteristics of the system, such as temperature, frequency, and voltage levels, while still ensuring that that the entire sequence is complete within the 327.5 ns expected by the memory controller.
[0083] In another embodiment, the configuration contains 2*N DRAM devices, each of capacity M that—in concert with the interface circuit(s) 1470—emulates two DRAM devices, each of capacity N*M. In a system with a system device 1420 designed to interface with a DRAM device of capacity N*M, the system device will allow for a longer refresh cycle time than it would allow to each DRAM device of capacity M. In this configuration, when a refresh command is issued by the system device to the interface circuit to refresh one of the two emulated DRAM devices, the interface circuit will stagger N numbers of refresh cycles to the N numbers of DRAM devices. In one optional feature when the system device issues the refresh command to the interface circuit to refresh both of the emulated DRAM devices, the interface circuit will stagger 2*N numbers of refresh cycles to the 2*N numbers of DRAM devices to minimize voltage droop on the power delivery network, while ensuring that the entire sequence completes within the allowed refresh cycle time of the single emulated DRAM device of capacity N*M.
[0084] As can be understood from the above discussion of the several disclosed configurations of the embodiments of FIG. 13 , there exist at least as many refresh command sequence spacing possibilities as there are possible configurations of DRAM memory devices on a DIMM.
[0085] The response of a memory device to one or more time-domain pulses can be represented in the frequency domain as a spectrograph. Similarly, the power delivery system of a motherboard has a natural frequency domain response. In one embodiment, the frequency domain response of the power delivery system is measured, and the timing of refresh command sequence for a DIMM configuration is optimized to match the natural frequency response of the power delivery subsystem. That is, the frequency domain characteristics between the power delivery system and the memory device on the DIMM are anti-correlated such that the energy of the pulse stream of refresh command sequences spread the energy of the pulse stream out over a broad spectral range. Accordingly one embodiment of a method for optimizing memory refresh command sequences in a DIMM on a motherboard is to measure and plot the frequency domain response of the motherboard power delivery system, measure and plot the frequency domain response of the memory devices, superimpose the two frequency domain plots and define a refresh command sequence pulse train which frequency domain response, when superimposed on the aforementioned plots results in a flatter frequency domain response.
[0086] FIG. 14 is a conceptual illustration of a computer platform 1400 configured to implement one or more aspects of the embodiments. As an option, the contents of FIG. 14 may be implemented in the context of the architecture and/or environment of the figures previously described herein. Of course, however, such contents may be implemented in any desired environment.
[0087] As shown, the computer platform 1400 includes, without limitation, a system device 1420 (e.g., a motherboard), interface circuit(s) 1470, and memory module(s) 1480 that include physical memory devices 1481 (e.g., physical memory devices, such as the memory devices 104A-N shown in FIG. 1A ). In one embodiment, the memory module(s) 1480 may include DIMMs. The physical memory devices 1481 are connected directly to the system 1420 by way of one or more sockets.
[0088] In one embodiment, the system device 1420 includes a memory controller 1421 designed to the specifics of various standards, in particular the standard defining the interfaces to JEDEC-compliant semiconductor memory (e.g., DRAM, SDRAM, DDR2, DDR3, etc.). The specifications of these standards address physical interconnection and logical capabilities. FIG. 14 depicts the system device 1420 further including logic for retrieval and storage of external memory attribute expectations 1422, memory interaction attributes 1423, a data processing engine 1424, various mechanisms to facilitate a user interface 1425, and the system basic Input/Output System (BIOS) 1426.
[0089] In various embodiments, the system device 1420 may include a system BIOS program capable of interrogating the physical memory module 1480 (e.g., DIMMs) as a mechanism to retrieve and store memory attributes. Furthermore, in external memory embodiments, JEDEC-compliant DIMMs include an EEPROM device known as a Serial Presence Detect (SPD) 1482 where the DIMM's memory attributes are stored. It is through the interaction of the system BIOS 1426 with the SPD 1482 and the interaction of the system BIOS 1426 with the physical attributes of the physical memory devices 1481 that the various memory attribute expectations and memory interaction attributes become known to the system device 1420. Also optionally included on the memory module(s) 1480 are an address register logic 1483 (e.g. JEDEC standard register, register, etc.) and data buffer(s) and logic 1484.
[0090] In various embodiments, the compute platform 1400 includes one or more interface circuits 1470, electrically disposed between the system device 1420 and the physical memory devices 1481. The interface circuits 1470 may be physically separate from the DIMM, may be placed on the memory module(s) 1480, or may be part of the system device 1420 (e.g., integrated into the memory controller 1421, etc.)
[0091] Some characteristics of the interface circuit(s) 1470, in accordance with an optional embodiment, includes several system-facing interfaces such as, for example, a system address signal interface 1471, a system control signal interface 1472, a system clock signal interface 1473, and a system data signal interface 1474. Similarly, the interface circuit(s) 1470 may include several memory-facing interfaces such as, for example, a memory address signal interface 1475, a memory control signal interface 1476, a memory clock signal interface 1477, and a memory data signal interface 1478.
[0092] In additional embodiments, an additional characteristic of the interface circuit(s) 1470 is the optional presence of one or more sub-functions of emulation logic 1430. The emulation logic 1430 is configured to receive and optionally store electrical signals (e.g., logic levels, commands, signals, protocol sequences, communications) from or through the system-facing interfaces 1471-1474 and to process those signals. In particular, the emulation logic 1430 may contain one or more sub functions (e.g., power management logic 1432 and delay management logic 1433) configured to manage refresh command sequencing with the physical memory devices 1481.
[0093] Aspects of embodiments of the invention can be implemented in hardware or software or both, with the software being delivered as a program product for use with a computer system. The program(s) of the program product defines functions of the embodiments (including the methods described herein) and can be contained on a variety of computer-readable storage media. Illustrative computer-readable storage media include, but are not limited to: (i) non-writable storage media (e.g., read-only memory devices within a computer such as CD-ROM disks readable by a CD-ROM drive) on which information is permanently stored; and (ii) writable storage media (e.g., floppy disks within a diskette drive or hard-disk drive) on which alterable information is stored. Such computer-readable storage media, when carrying computer-readable instructions that direct the functions disclosed herein, are yet further embodiments.
[0094] While the foregoing is directed to exemplary embodiments, other and further embodiments may be devised without departing from the basic scope thereof.
Claims
Post-issuance certificates present
The text shown below may not reflect later post-issuance changes.
We claim:
1. A memory module comprising:
2*N dynamic random access memory (DRAM) devices each having a capacity of M, wherein the 2*N DRAM devices comprising:
a first group of N DRAM devices; and
a second group of N DRAM devices, wherein each of the N DRAM devices in the first group shares a distinct refresh control signal with a respective DRAM device in the second group;
emulation logic configured to emulate an interface protocol of two emulated DRAM devices each having a capacity of N*M, wherein a first of the two emulated DRAM devices includes the N DRAM devices from the first group, and a second of the two emulated DRAM devices includes the N DRAM devices from the second group;
an interface circuit configured to receive from a memory controller a refresh command for the two emulated DRAM devices, the interface circuit including:
a calculation unit configured to determine offset timings for N independently controlled staggered refresh cycles, wherein exactly one DRAM device from the first group and one DRAM device from the second group are refreshed in each of the independently controlled staggered refresh cycles, the offset timings providing timings of each of the independently controlled staggered refresh cycles; and
a scheduler configured to order independently controlled staggered refresh commands directed to the 2*N DRAM devices in the first and the second groups based on the offset timings determined by the calculation unit.
2. The memory module of claim 1, wherein the interface circuit further comprises:
a measurement unit configured to perform analog signal measurements and to determine a configuration of DRAM devices;
wherein the calculation unit is configured to determine the independently controlled staggered refresh cycles based on measurements received from the measurement unit and the refresh command received from the memory controller.
3. The memory module of claim 2, wherein the measurement unit is further configured to perform a series of analog measurements to determine analog pin characteristics of DRAM devices.
4. The memory module of claim 2, wherein the measurement unit is further configured to perform a series of analog measurements to determine timing responses at selected logic threshold levels.
5. The memory module of claim 2, wherein the measurement unit is further configured to perform a series of analog measurements to determine a timing response at a peak detected voltage change, a duration and a response ring.
6. The memory module of claim 2, wherein the measurement unit is further configured to perform a series of measurements to determine an operating temperature of each of the DRAM devices.
7. The memory module of claim 1, wherein the calculation unit is configured to determine the offset timings for two independently controlled staggered refresh cycles for four DRAM devices coupled to the interface circuit, wherein the two independently controlled staggered refresh cycles are staggered by an amount of time equal to approximately half a single refresh cycle associated with the refresh command received from the memory controller, and wherein each of the two independently controlled staggered refresh cycles refreshes a DRAM device in the first group and a DRAM device in the second group.
8. The memory module of claim 1, wherein the calculation unit is configured to determine the offset timings for four independently controlled staggered refresh cycles for eight DRAM devices coupled to the interface circuit, wherein the four independently controlled staggered refresh cycles are staggered by an amount of time equal to approximately a quarter of a single refresh cycle associated with the refresh command received from the memory controller, and wherein each of the four independently controlled staggered refresh cycles refreshes a DRAM device in the first group and a DRAM device in the second group.
9. The memory module of claim 1, wherein the calculation unit is configured to determine the offset timings for eight independently controlled staggered refresh cycles for sixteen DRAM devices coupled to the interface circuit, wherein the eight independently controlled staggered refresh cycles are staggered by an amount of time equal to approximately an eighth of a single refresh cycle associated with the refresh command received from the memory controller and wherein each of the eight independently controlled staggered refresh cycles refreshes a DRAM device in the first group and a DRAM device in the second.
10. The memory module of claim 1, wherein the calculation unit is configured to dynamically determine, at a time subsequent to applying power to the dynamic random access memory devices, the offset timings for the independently controlled staggered refresh cycles that minimize instantaneous power supply load.
11. The memory module of claim 1, wherein the interface circuit further comprises a memory address signal interface, a memory control signal interface, a memory clock signal interface, and a memory data signal interface.
12. The memory module of claim 1, wherein each of the independently controlled staggered refresh cycles is transmitted to exactly two DRAM devices in a group.
13. The memory module of claim 12, wherein the interface circuit is integrated within one of the first group or second group.
14. The memory module of claim 13, wherein the interface circuit comprises an intelligent buffer chip.
15. The memory module of claim 14, wherein the memory module is a dual in-line memory module.
16. The memory module of claim 1, wherein the independently controlled staggered refresh cycles or the scheduling are performed asynchronously.
17. The memory module of claim 16, wherein the memory module is a dual in-line memory module.
18. The memory module of claim 1, wherein a time difference between the timings of each of the N independently controlled staggered refresh cycles differs for each of the independently controlled staggered refresh cycles.
19. A memory module comprising:
2*N dynamic random access memory (DRAM) devices each having a capacity of M, wherein the 2*N DRAM devices comprise:
a first group of N DRAM devices; and
a second group of N DRAM devices, wherein each of the N DRAM devices in the first group shares a distinct refresh control signal with a respective DRAM device in the second group; and
an interface circuit comprising:
emulation logic configured to emulate an interface protocol of two emulated DRAM devices each having a capacity of N*M, wherein a first of the two emulated DRAM devices includes the N DRAM devices from the first group, and a second of the two emulated DRAM devices includes the N DRAM devices from the second group;
a calculation unit configured to determine offset timings for N independently controlled staggered refresh cycles, wherein exactly one DRAM device from the first group and one DRAM device from the second group are refreshed in each of the independently controlled staggered refresh cycles, the offset timings providing timings of each of the independently controlled staggered refresh cycles; and
a scheduler configured to order independently controlled staggered refresh commands directed to the 2*N DRAM devices based on the offset timings determined by the calculation unit.
20. The memory module of claim 19, wherein the interface circuit further comprises:
a measurement unit configured to perform analog signal measurements and to determine a configuration of DRAM devices;
wherein the calculation unit is configured to determine the independently controlled staggered refresh cycles based on measurements received from the measurement unit and the refresh command received from the memory controller.
21. The memory module of claim 19, wherein the calculation unit is configured to dynamically determine, at a time subsequent to applying power to the dynamic random access memory devices, the offset timings for the independently controlled staggered refresh cycles that minimize instantaneous power supply load.
22. A sub-system comprising:
a printed circuit board;
a memory module comprising:
2*N dynamic random access memory (DRAM) devices each having a capacity of M, wherein the 2*N DRAM devices comprise:
a first group of N DRAM devices; and
a second group of N DRAM devices, wherein each of the N DRAM devices in the first group shares a distinct refresh control signal with a respective DRAM device in the second group; and
an interface circuit comprising:
emulation logic configured to emulate an interface protocol of two emulated DRAM devices each having a capacity of N*M, wherein a first of the two emulated DRAM devices includes the N DRAM devices from the first group, and a second of the two emulated DRAM devices includes the N DRAM devices from the second group;
a calculation unit configured to determine offset timings for N independently controlled staggered refresh cycles, wherein exactly one DRAM device from the first group and one DRAM device from the second group are refreshed in each of the independently controlled staggered refresh cycles, the offset timings providing timings of each of the independently controlled staggered refresh cycles; and
a scheduler configured to order independently controlled staggered refresh commands directed to the 2*N DRAM devices based on the offset timings determined by the calculation unit,
wherein the memory module and the interface circuit are mounted to the printed circuit board, and the memory module is electrically coupled to the interface circuit.
23. The sub-system of claim 22, wherein the interface circuit further comprises:
a measurement unit configured to perform analog signal measurements and to determine a configuration of DRAM devices;
wherein the calculation unit is configured to determine the independently controlled staggered refresh cycles based on measurements received from the measurement unit and the refresh command received from the memory controller.
24. The sub-system of claim 22, wherein the calculation unit is configured to dynamically determine, at a time subsequent to applying power to the dynamic random access memory devices, the offset timings for the independently controlled staggered refresh cycles that minimize instantaneous power supply load.
Patent Citations (878)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3800292(A) | 1974-03-01 | Curley et al. | Applicant |
| US4069452(A) | 1978-01-01 | Conway et al. | Applicant |
| US4323965(A) | 1982-04-01 | Johnson et al. | Applicant |
| US4334307(A) | 1982-06-01 | Bourgeois et al. | Applicant |
| US4345319(A) | 1982-08-01 | Bernardini et al. | Applicant |
| US4392212(A) | 1983-07-01 | Miyasaka et al. | Applicant |
| US4525921(A) | 1985-07-01 | Carson et al. | Applicant |
| US4566082(A) | 1986-01-01 | Anderson | Applicant |
| US4592019(A) | 1986-05-01 | Huang et al. | Applicant |
| US4646128(A) | 1987-02-01 | Carson et al. | Applicant |
| US4698748(A) | 1987-10-01 | Juzswik et al. | Applicant |
| US4706166(A) | 1987-11-01 | Go | Applicant |
| US4710903(A) | 1987-12-01 | Hereth et al. | Applicant |
| US4764846(A) | 1988-08-01 | Go | Applicant |
| US4780843(A) | 1988-10-01 | Tietjen | Applicant |
| US4794597(A) | 1988-12-01 | Ooba et al. | Applicant |
| US4796232(A) | 1989-01-01 | House | Applicant |
| US4807191(A) | 1989-02-01 | Flannagan | Applicant |
| US4841440(A) | 1989-06-01 | Yonezu et al. | Applicant |
| US4862347(A) | 1989-08-01 | Rudy | Applicant |
| US4884237(A) | 1989-11-01 | Mueller et al. | Applicant |
| US4887240(A) | 1989-12-01 | Garverick et al. | Applicant |
| US4888687(A) | 1989-12-01 | Allison et al. | Applicant |
| US4899107(A) | 1990-02-01 | Corbett et al. | Applicant |
| US4912678(A) | 1990-03-01 | Mashiko | Examiner |
| US4922451(A) | 1990-05-01 | Lo et al. | Applicant |
| US4935734(A) | 1990-06-01 | Austin | Applicant |
| US4937791(A) | 1990-06-01 | Steele et al. | Applicant |
| US4956694(A) | 1990-09-01 | Eide | Applicant |
| US4982265(A) | 1991-01-01 | Watanabe et al. | Applicant |
| US4983533(A) | 1991-01-01 | Go | Applicant |
| US5025364(A) | 1991-06-01 | Zellmer | Applicant |
| US5072424(A) | 1991-12-01 | Brent et al. | Applicant |
| US5083266(A) | 1992-01-01 | Watanabe | Applicant |
| US5104820(A) | 1992-04-01 | Go et al. | Applicant |
| US5193072(A) | 1993-03-01 | Frenkil et al. | Applicant |
| US5212666(A) | 1993-05-01 | Takeda | Applicant |
| US5220672(A) | 1993-06-01 | Nakao et al. | Applicant |
| US5222014(A) | 1993-06-01 | Lin | Applicant |
| US5241266(A) | 1993-08-01 | Ahmad et al. | Applicant |
| US5252807(A) | 1993-10-01 | Chizinsky | Applicant |
| US5257233(A) | 1993-10-01 | Schaefer | Applicant |
| US5278796(A) | 1994-01-01 | Tillinghast et al. | Applicant |
| US5282177(A) | 1994-01-01 | McLaury | Applicant |
| US5332922(A) | 1994-07-01 | Oguchi et al. | Applicant |
| US5347428(A) | 1994-09-01 | Carson et al. | Applicant |
| US5369749(A) | 1994-11-01 | Baker et al. | Applicant |
| US5384745(A) | 1995-01-01 | Konishi et al. | Applicant |
| US5388265(A) | 1995-02-01 | Volk | Applicant |
| US5390334(A) | 1995-02-01 | Harrison | Applicant |
| US5392251(A) | 1995-02-01 | Manning | Applicant |
| US5408190(A) | 1995-04-01 | Wood et al. | Applicant |
| US5432729(A) | 1995-07-01 | Carson et al. | Applicant |
| US5448511(A) | 1995-09-01 | Paurus et al. | Applicant |
| US5467455(A) | 1995-11-01 | Gay et al. | Applicant |
| US5483497(A) | 1996-01-01 | Mochizuki et al. | Applicant |
| US5498886(A) | 1996-03-01 | Hsu et al. | Applicant |
| US5502333(A) | 1996-03-01 | Bertin et al. | Applicant |
| US5502667(A) | 1996-03-01 | Bertin et al. | Applicant |
| US5513135(A) | 1996-04-01 | Dell et al. | Applicant |
| US5513339(A) | 1996-04-01 | Agrawal et al. | Applicant |
| US5519832(A) | 1996-05-01 | Warchol | Applicant |
| US5526320(A) | 1996-06-01 | Zagar et al. | Applicant |
| US5530836(A) | 1996-06-01 | Busch et al. | Applicant |
| US5550781(A) | 1996-08-01 | Sugawara et al. | Applicant |
| US5559990(A) | 1996-09-01 | Cheng et al. | Applicant |
| US5561622(A) | 1996-10-01 | Bertin et al. | Applicant |
| US5563086(A) | 1996-10-01 | Bertin et al. | Applicant |
| US5566344(A) | 1996-10-01 | Hall et al. | Applicant |
| US5581498(A) | 1996-12-01 | Ludwig et al. | Applicant |
| US5581779(A) | 1996-12-01 | Hall et al. | Applicant |
| US5590071(A) | 1996-12-01 | Kolor et al. | Applicant |
| US5598376(A) | 1997-01-01 | Merritt et al. | Applicant |
| US5604714(A) | 1997-02-01 | Manning et al. | Applicant |
| US5606710(A) | 1997-02-01 | Hall et al. | Applicant |
| US5608262(A) | 1997-03-01 | Degani et al. | Applicant |
| US5610864(A) | 1997-03-01 | Manning | Applicant |
| US5623686(A) | 1997-04-01 | Hall et al. | Applicant |
| US5627791(A) | 1997-05-01 | Wright et al. | Applicant |
| US5640337(A) | 1997-06-01 | Huang et al. | Applicant |
| US5640364(A) | 1997-06-01 | Merritt et al. | Applicant |
| US5652724(A) | 1997-07-01 | Manning | Applicant |
| US5654204(A) | 1997-08-01 | Anderson | Applicant |
| US5661677(A) | 1997-08-01 | Rondeau et al. | Applicant |
| US5661695(A) | 1997-08-01 | Zagar et al. | Applicant |
| US5668773(A) | 1997-09-01 | Zagar et al. | Applicant |
| US5675549(A) | 1997-10-01 | Ong et al. | Applicant |
| US5680342(A) | 1997-10-01 | Frankeny | Applicant |
| US5682354(A) | 1997-10-01 | Manning | Applicant |
| US5692121(A) | 1997-11-01 | Bozso et al. | Applicant |
| US5692202(A) | 1997-11-01 | Kardach et al. | Applicant |
| US5696732(A) | 1997-12-01 | Zagar et al. | Applicant |
| US5696929(A) | 1997-12-01 | Hasbun et al. | Applicant |
| US5702984(A) | 1997-12-01 | Bertin et al. | Applicant |
| US5703813(A) | 1997-12-01 | Manning et al. | Applicant |
| US5706247(A) | 1998-01-01 | Merritt et al. | Applicant |
| USRE35733(E) | 1998-02-01 | Hernandez et al. | Applicant |
| US5717654(A) | 1998-02-01 | Manning | Applicant |
| US5721859(A) | 1998-02-01 | Manning | Applicant |
| US5724288(A) | 1998-03-01 | Cloud et al. | Applicant |
| US5729503(A) | 1998-03-01 | Manning | Applicant |
| US5729504(A) | 1998-03-01 | Cowles | Applicant |
| US5742792(A) | 1998-04-01 | Yanai et al. | Applicant |
| US5748914(A) | 1998-05-01 | Barth et al. | Applicant |
| US5752045(A) | 1998-05-01 | Chen | Applicant |
| US5757703(A) | 1998-05-01 | Merritt et al. | Applicant |
| US5760478(A) | 1998-06-01 | Bozso et al. | Applicant |
| US5761703(A) | 1998-06-01 | Bolyn | Applicant |
| US5781766(A) | 1998-07-01 | Davis | Applicant |
| US5787457(A) | 1998-07-01 | Miller et al. | Applicant |
| US5798961(A) | 1998-08-01 | Heyden et al. | Applicant |
| US5802010(A) | 1998-09-01 | Zagar et al. | Applicant |
| US5802395(A) | 1998-09-01 | Connolly et al. | Applicant |
| US5802555(A) | 1998-09-01 | Shigeeda | Applicant |
| US5812488(A) | 1998-09-01 | Zagar et al. | Applicant |
| US5819065(A) | 1998-10-01 | Chilton et al. | Applicant |
| US5831833(A) | 1998-11-01 | Shirakawa et al. | Applicant |
| US5831931(A) | 1998-11-01 | Manning | Applicant |
| US5831932(A) | 1998-11-01 | Merritt et al. | Applicant |
| US5834838(A) | 1998-11-01 | Anderson | Applicant |
| US5835435(A) | 1998-11-01 | Bogin et al. | Applicant |
| US5838165(A) | 1998-11-01 | Chatter | Applicant |
| US5838177(A) | 1998-11-01 | Keeth | Applicant |
| US5841580(A) | 1998-11-01 | Farmwald et al. | Applicant |
| US5843799(A) | 1998-12-01 | Hsu et al. | Applicant |
| US5843807(A) | 1998-12-01 | Burns | Applicant |
| US5845108(A) | 1998-12-01 | Yoo et al. | Applicant |
| US5850368(A) | 1998-12-01 | Ong et al. | Applicant |
| US5859792(A) | 1999-01-01 | Rondeau et al. | Applicant |
| US5860106(A) | 1999-01-01 | Domen et al. | Applicant |
| US5870347(A) | 1999-02-01 | Keeth et al. | Applicant |
| US5870350(A) | 1999-02-01 | Bertin et al. | Applicant |
| US5872907(A) | 1999-02-01 | Griess et al. | Applicant |
| US5875142(A) | 1999-02-01 | Chevallier | Applicant |
| US5878279(A) | 1999-03-01 | Athenes | Applicant |
| US5884088(A) | 1999-03-01 | Kardach et al. | Applicant |
| US5901105(A) | 1999-05-01 | Ong et al. | Applicant |
| US5903500(A) | 1999-05-01 | Tsang et al. | Applicant |
| US5905688(A) | 1999-05-01 | Park | Applicant |
| US5907512(A) | 1999-05-01 | Parkinson et al. | Applicant |
| US5910010(A) | 1999-06-01 | Nishizawa et al. | Applicant |
| US5915105(A) | 1999-06-01 | Farmwald et al. | Applicant |
| US5915167(A) | 1999-06-01 | Leedy | Applicant |
| US5917758(A) | 1999-06-01 | Keeth | Applicant |
| US5923611(A) | 1999-07-01 | Ryan | Applicant |
| US5924111(A) | 1999-07-01 | Huang et al. | Applicant |
| US5926435(A) | 1999-07-01 | Park et al. | Applicant |
| US5929650(A) | 1999-07-01 | Pappert et al. | Applicant |
| US5943254(A) | 1999-08-01 | Bakeman, Jr. et al. | Applicant |
| US5946265(A) | 1999-08-01 | Cowles | Applicant |
| US5949254(A) | 1999-09-01 | Keeth | Applicant |
| US5953215(A) | 1999-09-01 | Karabatsos | Applicant |
| US5953263(A) | 1999-09-01 | Farmwald et al. | Applicant |
| US5954804(A) | 1999-09-01 | Farmwald et al. | Applicant |
| US5956233(A) | 1999-09-01 | Yew et al. | Applicant |
| US5963429(A) | 1999-10-01 | Chen | Applicant |
| US5963463(A) | 1999-10-01 | Rondeau et al. | Applicant |
| US5963464(A) | 1999-10-01 | Dell et al. | Applicant |
| US5963504(A) | 1999-10-01 | Manning | Applicant |
| US5966724(A) | 1999-10-01 | Ryan | Applicant |
| US5966727(A) | 1999-10-01 | Nishino | Applicant |
| US5969996(A) | 1999-10-01 | Muranaka et al. | Applicant |
| US5973392(A) | 1999-10-01 | Senba et al. | Applicant |
| US5978304(A) | 1999-11-01 | Crafts | Applicant |
| US5995424(A) | 1999-11-01 | Lawrence et al. | Applicant |
| US5995443(A) | 1999-11-01 | Farmwald et al. | Applicant |
| US6001671(A) | 1999-12-01 | Fjelstad | Applicant |
| US6002613(A) | 1999-12-01 | Cloud et al. | Applicant |
| US6002627(A) | 1999-12-01 | Chevallier | Applicant |
| US6014339(A) | 2000-01-01 | Kobayashi et al. | Applicant |
| US6016282(A) | 2000-01-01 | Keeth | Applicant |
| US6026027(A) | 2000-02-01 | Terrell, II et al. | Applicant |
| US6026050(A) | 2000-02-01 | Baker et al. | Applicant |
| US6029250(A) | 2000-02-01 | Keeth | Applicant |
| US6032214(A) | 2000-02-01 | Farmwald et al. | Applicant |
| US6032215(A) | 2000-02-01 | Farmwald et al. | Applicant |
| US6034916(A) | 2000-03-01 | Lee | Applicant |
| US6034918(A) | 2000-03-01 | Farmwald et al. | Applicant |
| US6035365(A) | 2000-03-01 | Farmwald et al. | Applicant |
| US6038195(A) | 2000-03-01 | Farmwald et al. | Applicant |
| US6038673(A) | 2000-03-01 | Benn et al. | Applicant |
| US6044032(A) | 2000-03-01 | Li | Applicant |
| US6047073(A) | 2000-04-01 | Norris et al. | Applicant |
| US6047344(A) | 2000-04-01 | Kawasumi et al. | Applicant |
| US6047361(A) | 2000-04-01 | Ingenio et al. | Applicant |
| US6053948(A) | 2000-04-01 | Vaidyanathan et al. | Applicant |
| US6058451(A) | 2000-05-01 | Bermingham et al. | Applicant |
| US6065092(A) | 2000-05-01 | Roy | Applicant |
| US6069504(A) | 2000-05-01 | Keeth | Applicant |
| US6070217(A) | 2000-05-01 | Connolly et al. | Applicant |
| US6073223(A) | 2000-06-01 | McAllister et al. | Applicant |
| US6075730(A) | 2000-06-01 | Barth et al. | Applicant |
| US6075744(A) | 2000-06-01 | Tsern et al. | Applicant |
| US6078546(A) | 2000-06-01 | Lee | Applicant |
| US6079025(A) | 2000-06-01 | Fung | Applicant |
| US6084434(A) | 2000-07-01 | Keeth | Applicant |
| US6088290(A) | 2000-07-01 | Ohtake et al. | Applicant |
| US6091251(A) | 2000-07-01 | Wood et al. | Applicant |
| USRE36839(E) | 2000-08-01 | Simmons et al. | Applicant |
| US6101152(A) | 2000-08-01 | Farmwald et al. | Applicant |
| US6101564(A) | 2000-08-01 | Athenes et al. | Applicant |
| US6101612(A) | 2000-08-01 | Jeddeloh | Applicant |
| US6108795(A) | 2000-08-01 | Jeddeloh | Applicant |
| US6111812(A) | 2000-08-01 | Gans et al. | Applicant |
| US6134638(A) | 2000-10-01 | Olarig et al. | Applicant |
| US6154370(A) | 2000-11-01 | Degani et al. | Applicant |
| US6166991(A) | 2000-12-01 | Phelan | Applicant |
| US6181640(B1) | 2001-01-01 | Kang | Applicant |
| US6182184(B1) | 2001-01-01 | Farmwald et al. | Applicant |
| US6199151(B1) | 2001-03-01 | Williams et al. | Applicant |
| US6208168(B1) | 2001-03-01 | Rhee | Applicant |
| US6216246(B1) | 2001-04-01 | Shau | Applicant |
| US6222739(B1) | 2001-04-01 | Bhakta et al. | Applicant |
| US6226709(B1) | 2001-05-01 | Goodwin et al. | Applicant |
| US6226730(B1) | 2001-05-01 | Murdoch et al. | Applicant |
| US6233192(B1) | 2001-05-01 | Tanaka | Applicant |
| US6233650(B1) | 2001-05-01 | Johnson et al. | Applicant |
| US6240048(B1) | 2001-05-01 | Matsubara | Applicant |
| US6243282(B1) | 2001-06-01 | Rondeau et al. | Applicant |
| US6252807(B1) | 2001-06-01 | Suzuki et al. | Applicant |
| US6253278(B1) | 2001-06-01 | Ryan | Applicant |
| US6260097(B1) | 2001-07-01 | Farmwald et al. | Applicant |
| US6260154(B1) | 2001-07-01 | Jeddeloh | Applicant |
| US6262938(B1) | 2001-07-01 | Lee et al. | Applicant |
| US6266285(B1) | 2001-07-01 | Farmwald et al. | Applicant |
| US6266292(B1) | 2001-07-01 | Tsern et al. | Applicant |
| US6274395(B1) | 2001-08-01 | Weber | Applicant |
| US6279069(B1) | 2001-08-01 | Robinson et al. | Applicant |
| US6295572(B1) | 2001-09-01 | Wu | Applicant |
| US6298426(B1) | 2001-10-01 | Ajanovic | Applicant |
| US6304511(B1) | 2001-10-01 | Gans et al. | Applicant |
| US6307769(B1) | 2001-10-01 | Nuxoll et al. | Applicant |
| US6314051(B1) | 2001-11-01 | Farmwald et al. | Applicant |
| US6317352(B1) | 2001-11-01 | Halbert et al. | Applicant |
| US6317381(B1) | 2001-11-01 | Gans et al. | Applicant |
| US6324120(B2) | 2001-11-01 | Farmwald et al. | Applicant |
| US6326810(B1) | 2001-12-01 | Keeth | Applicant |
| US6327664(B1) | 2001-12-01 | Dell et al. | Applicant |
| US6330683(B1) | 2001-12-01 | Jeddeloh | Applicant |
| US6336174(B1) | 2002-01-01 | Li et al. | Applicant |
| US6338108(B1) | 2002-01-01 | Motomura | Applicant |
| US6338113(B1) | 2002-01-01 | Kubo et al. | Applicant |
| US6341347(B1) | 2002-01-01 | Joy et al. | Applicant |
| US6343019(B1) | 2002-01-01 | Jiang et al. | Applicant |
| US6343042(B1) | 2002-01-01 | Tsern et al. | Applicant |
| US6353561(B1) | 2002-03-01 | Funyu et al. | Applicant |
| US6356105(B1) | 2002-03-01 | Volk | Applicant |
| US6356500(B1) | 2002-03-01 | Cloud et al. | Applicant |
| US6362656(B2) | 2002-03-01 | Rhee | Applicant |
| US6363031(B2) | 2002-03-01 | Phelan | Applicant |
| US6378020(B2) | 2002-04-01 | Farmwald et al. | Applicant |
| US6381188(B1) | 2002-04-01 | Choi et al. | Applicant |
| US6381668(B1) | 2002-04-01 | Lunteren | Applicant |
| US6389514(B1) | 2002-05-01 | Rokicki | Applicant |
| US6392304(B1) | 2002-05-01 | Butler | Applicant |
| US6414868(B1) | 2002-07-01 | Wong et al. | Applicant |
| US6418034(B1) | 2002-07-01 | Weber et al. | Applicant |
| US6421754(B1) | 2002-07-01 | Kau et al. | Examiner |
| US6424532(B2) | 2002-07-01 | Kawamura | Applicant |
| US6426916(B2) | 2002-07-01 | Farmwald et al. | Applicant |
| US6429029(B1) | 2002-08-01 | Eldridge et al. | Applicant |
| US6430103(B2) | 2002-08-01 | Nakayama et al. | Applicant |
| US6434660(B1) | 2002-08-01 | Lambert et al. | Applicant |
| US6437600(B1) | 2002-08-01 | Keeth | Applicant |
| US6438057(B1) | 2002-08-01 | Ruckerbauer | Examiner |
| US6442698(B2) | 2002-08-01 | Nizar | Applicant |
| US6445591(B1) | 2002-09-01 | Kwong | Applicant |
| US6452826(B1) | 2002-09-01 | Kim et al. | Applicant |
| US6452863(B2) | 2002-09-01 | Farmwald et al. | Applicant |
| US6453400(B1) | 2002-09-01 | Maesako et al. | Applicant |
| US6453402(B1) | 2002-09-01 | Jeddeloh | Applicant |
| US6453434(B2) | 2002-09-01 | Delp et al. | Applicant |
| US6455348(B1) | 2002-09-01 | Yamaguchi | Applicant |
| US6457095(B1) | 2002-09-01 | Volk | Applicant |
| US6459651(B1) | 2002-10-01 | Lee et al. | Applicant |
| US6473831(B1) | 2002-10-01 | Schade | Applicant |
| US6476476(B1) | 2002-11-01 | Glenn | Applicant |
| US6480929(B1) | 2002-11-01 | Gauthier et al. | Applicant |
| US6487102(B1) | 2002-11-01 | Halbert et al. | Applicant |
| US6489669(B2) | 2002-12-01 | Shimada et al. | Applicant |
| US6490161(B1) | 2002-12-01 | Johnson | Applicant |
| US6492726(B1) | 2002-12-01 | Quek et al. | Applicant |
| US6493789(B2) | 2002-12-01 | Ware et al. | Applicant |
| US6496440(B2) | 2002-12-01 | Manning | Applicant |
| US6496897(B2) | 2002-12-01 | Ware et al. | Applicant |
| US6498766(B2) | 2002-12-01 | Lee et al. | Applicant |
| US6510097(B2) | 2003-01-01 | Fukuyama | Applicant |
| US6510503(B2) | 2003-01-01 | Gillingham et al. | Applicant |
| US6512392(B2) | 2003-01-01 | Fleury et al. | Applicant |
| US6521984(B2) | 2003-02-01 | Matsuura | Applicant |
| US6526471(B1) | 2003-02-01 | Shimomura et al. | Applicant |
| US6526473(B1) | 2003-02-01 | Kim | Applicant |
| US6526484(B1) | 2003-02-01 | Stacovsky et al. | Applicant |
| US6545895(B1) | 2003-04-01 | Li et al. | Applicant |
| US6546446(B2) | 2003-04-01 | Farmwald et al. | Applicant |
| US6553450(B1) | 2003-04-01 | Dodd et al. | Applicant |
| US6560158(B2) | 2003-05-01 | Choi et al. | Applicant |
| US6563337(B2) | 2003-05-01 | Dour | Applicant |
| US6563759(B2) | 2003-05-01 | Yahata et al. | Applicant |
| US6564281(B2) | 2003-05-01 | Farmwald et al. | Applicant |
| US6564285(B1) | 2003-05-01 | Mills et al. | Applicant |
| US6574150(B2) | 2003-06-01 | Suyama et al. | Applicant |
| US6584037(B2) | 2003-06-01 | Farmwald et al. | Applicant |
| US6587912(B2) | 2003-07-01 | Leddige et al. | Applicant |
| US6590822(B2) | 2003-07-01 | Hwang et al. | Applicant |
| US6594770(B1) | 2003-07-01 | Sato et al. | Applicant |
| US6597616(B2) | 2003-07-01 | Tsern et al. | Applicant |
| US6597617(B2) | 2003-07-01 | Ooishi et al. | Applicant |
| US6614700(B2) | 2003-09-01 | Dietrich et al. | Applicant |
| US6618267(B1) | 2003-09-01 | Dalal et al. | Applicant |
| US6618791(B1) | 2003-09-01 | Dodd et al. | Applicant |
| US6621760(B1) | 2003-09-01 | Ahmad et al. | Applicant |
| US6628538(B2) | 2003-09-01 | Funaba et al. | Applicant |
| US6630729(B2) | 2003-10-01 | Huang | Applicant |
| US6631086(B1) | 2003-10-01 | Bill et al. | Applicant |
| US6639820(B1) | 2003-10-01 | Khandekar et al. | Applicant |
| US6646939(B2) | 2003-11-01 | Kwak | Applicant |
| US6650588(B2) | 2003-11-01 | Yamagata | Applicant |
| US6650594(B1) | 2003-11-01 | Lee et al. | Applicant |
| US6657634(B1) | 2003-12-01 | Sinclair et al. | Applicant |
| US6657918(B2) | 2003-12-01 | Foss et al. | Applicant |
| US6657919(B2) | 2003-12-01 | Foss et al. | Applicant |
| US6658016(B1) | 2003-12-01 | Dai et al. | Applicant |
| US6658530(B1) | 2003-12-01 | Robertson et al. | Applicant |
| US6659512(B1) | 2003-12-01 | Harper et al. | Applicant |
| US6664625(B2) | 2003-12-01 | Hiruma | Applicant |
| US6665224(B1) | 2003-12-01 | Lehmann et al. | Applicant |
| US6665227(B2) | 2003-12-01 | Fetzer | Applicant |
| US6668242(B1) | 2003-12-01 | Reynov et al. | Applicant |
| US6674154(B2) | 2004-01-01 | Minamio et al. | Applicant |
| US6683372(B1) | 2004-01-01 | Wong et al. | Applicant |
| US6684292(B2) | 2004-01-01 | Piccirillo et al. | Applicant |
| US6690191(B2) | 2004-02-01 | Wu et al. | Applicant |
| US6697295(B2) | 2004-02-01 | Farmwald et al. | Applicant |
| US6701446(B2) | 2004-03-01 | Tsern et al. | Applicant |
| US6705877(B1) | 2004-03-01 | Li et al. | Applicant |
| US6708144(B1) | 2004-03-01 | Merryman et al. | Applicant |
| US6710430(B2) | 2004-03-01 | Minamio et al. | Applicant |
| US6711043(B2) | 2004-03-01 | Friedman et al. | Applicant |
| US6713856(B2) | 2004-03-01 | Tsai et al. | Applicant |
| US6714891(B2) | 2004-03-01 | Dendinger | Applicant |
| US6724684(B2) | 2004-04-01 | Kim | Applicant |
| US6730540(B2) | 2004-05-01 | Siniaguine | Applicant |
| US6731009(B1) | 2004-05-01 | Jones et al. | Applicant |
| US6731527(B2) | 2004-05-01 | Brown | Applicant |
| US6742098(B1) | 2004-05-01 | Halbert et al. | Applicant |
| US6744687(B2) | 2004-06-01 | Koo et al. | Applicant |
| US6747887(B2) | 2004-06-01 | Halbert et al. | Applicant |
| US6751113(B2) | 2004-06-01 | Bhakta et al. | Applicant |
| US6751696(B2) | 2004-06-01 | Farmwald et al. | Applicant |
| US6754129(B2) | 2004-06-01 | Khatri et al. | Applicant |
| US6754132(B2) | 2004-06-01 | Kyung | Applicant |
| US6757751(B1) | 2004-06-01 | Gene | Applicant |
| US6762948(B2) | 2004-07-01 | Kyun et al. | Applicant |
| US6765812(B2) | 2004-07-01 | Anderson | Applicant |
| US6766469(B2) | 2004-07-01 | Larson et al. | Applicant |
| US6771526(B2) | 2004-08-01 | LaBerge | Applicant |
| US6772359(B2) | 2004-08-01 | Kwak et al. | Applicant |
| US6779097(B2) | 2004-08-01 | Gillingham et al. | Applicant |
| US6785767(B2) | 2004-08-01 | Coulson | Applicant |
| US6791877(B2) | 2004-09-01 | Miura et al. | Applicant |
| US6795899(B2) | 2004-09-01 | Dodd et al. | Applicant |
| US6799241(B2) | 2004-09-01 | Kahn et al. | Applicant |
| US6801989(B2) | 2004-10-01 | Johnson et al. | Applicant |
| US6807598(B2) | 2004-10-01 | Farmwald et al. | Applicant |
| US6807650(B2) | 2004-10-01 | Lamb et al. | Applicant |
| US6807655(B1) | 2004-10-01 | Rehani et al. | Applicant |
| US6816991(B2) | 2004-11-01 | Sanghani | Applicant |
| US6819602(B2) | 2004-11-01 | Seo et al. | Applicant |
| US6819617(B2) | 2004-11-01 | Hwang et al. | Applicant |
| US6820163(B1) | 2004-11-01 | McCall et al. | Applicant |
| US6820169(B2) | 2004-11-01 | Wilcox et al. | Applicant |
| US6826104(B2) | 2004-11-01 | Kawaguchi et al. | Applicant |
| US6839290(B2) | 2005-01-01 | Ahmad et al. | Applicant |
| US6845027(B2) | 2005-01-01 | Mayer et al. | Applicant |
| US6845055(B1) | 2005-01-01 | Koga et al. | Applicant |
| US6847582(B2) | 2005-01-01 | Pan | Applicant |
| US6850449(B2) | 2005-02-01 | Takahashi | Applicant |
| US6854043(B2) | 2005-02-01 | Hargis et al. | Applicant |
| US6862202(B2) | 2005-03-01 | Schaefer | Applicant |
| US6862249(B2) | 2005-03-01 | Kyung | Applicant |
| US6862653(B1) | 2005-03-01 | Dodd et al. | Applicant |
| US6873534(B2) | 2005-03-01 | Bhakta et al. | Applicant |
| US6878570(B2) | 2005-04-01 | Lyu et al. | Applicant |
| US6894933(B2) | 2005-05-01 | Kuzmenka et al. | Applicant |
| US6898683(B2) | 2005-05-01 | Nakamura | Applicant |
| US6908314(B2) | 2005-06-01 | Brown | Applicant |
| US6912778(B2) | 2005-07-01 | Ahn et al. | Applicant |
| US6914786(B1) | 2005-07-01 | Paulsen et al. | Applicant |
| US6917219(B2) | 2005-07-01 | New | Applicant |
| US6922371(B2) | 2005-07-01 | Takahashi et al. | Applicant |
| US6930900(B2) | 2005-08-01 | Bhakta et al. | Applicant |
| US6930903(B2) | 2005-08-01 | Bhakta et al. | Applicant |
| US6938119(B2) | 2005-08-01 | Kohn et al. | Applicant |
| US6943450(B2) | 2005-09-01 | Fee et al. | Applicant |
| US6944748(B2) | 2005-09-01 | Sanches et al. | Applicant |
| US6947341(B2) | 2005-09-01 | Stubbs et al. | Applicant |
| US6951982(B2) | 2005-10-01 | Chye et al. | Applicant |
| US6952794(B2) | 2005-10-01 | Lu | Applicant |
| US6961281(B2) | 2005-11-01 | Wong et al. | Applicant |
| US6968416(B2) | 2005-11-01 | Moy | Applicant |
| US6968419(B1) | 2005-11-01 | Holman | Applicant |
| US6970968(B1) | 2005-11-01 | Holman | Applicant |
| US6980021(B1) | 2005-12-01 | Srivastava et al. | Applicant |
| US6986118(B2) | 2006-01-01 | Dickman | Applicant |
| US6992501(B2) | 2006-01-01 | Rapport | Applicant |
| US6992950(B2) | 2006-01-01 | Foss et al. | Applicant |
| US7000062(B2) | 2006-02-01 | Perego et al. | Applicant |
| US7003618(B2) | 2006-02-01 | Perego et al. | Applicant |
| US7003639(B2) | 2006-02-01 | Tsern et al. | Applicant |
| US7007095(B2) | 2006-02-01 | Chen et al. | Applicant |
| US7007175(B2) | 2006-02-01 | Chang et al. | Applicant |
| US7010642(B2) | 2006-03-01 | Perego et al. | Applicant |
| US7010736(B1) | 2006-03-01 | Teh et al. | Applicant |
| US7024518(B2) | 2006-04-01 | Halbert et al. | Applicant |
| US7026708(B2) | 2006-04-01 | Cady et al. | Applicant |
| US7028215(B2) | 2006-04-01 | Depew et al. | Applicant |
| US7028234(B2) | 2006-04-01 | Huckaby et al. | Applicant |
| US7033861(B1) | 2006-04-01 | Partridge et al. | Applicant |
| US7035150(B2) | 2006-04-01 | Streif et al. | Applicant |
| US7043599(B1) | 2006-05-01 | Ware et al. | Applicant |
| US7043611(B2) | 2006-05-01 | McClannahan et al. | Applicant |
| US7045396(B2) | 2006-05-01 | Crowley et al. | Applicant |
| US7045901(B2) | 2006-05-01 | Lin et al. | Applicant |
| US7046538(B2) | 2006-05-01 | Kinsley et al. | Applicant |
| US7053470(B1) | 2006-05-01 | Sellers et al. | Applicant |
| US7053478(B2) | 2006-05-01 | Roper et al. | Applicant |
| US7058776(B2) | 2006-06-01 | Lee | Applicant |
| US7058863(B2) | 2006-06-01 | Kouchi et al. | Applicant |
| US7061784(B2) | 2006-06-01 | Jakobs et al. | Applicant |
| US7061823(B2) | 2006-06-01 | Faue et al. | Applicant |
| US7066741(B2) | 2006-06-01 | Burns et al. | Applicant |
| US7075175(B2) | 2006-07-01 | Kazi et al. | Applicant |
| US7079396(B2) | 2006-07-01 | Gates et al. | Applicant |
| US7079441(B1) | 2006-07-01 | Partsch et al. | Applicant |
| US7079446(B2) | 2006-07-01 | Murtagh et al. | Applicant |
| US7085152(B2) | 2006-08-01 | Ellis et al. | Applicant |
| US7085941(B2) | 2006-08-01 | Li | Applicant |
| US7089438(B2) | 2006-08-01 | Raad | Applicant |
| US7093101(B2) | 2006-08-01 | Aasheim et al. | Applicant |
| US7103730(B2) | 2006-09-01 | Saxena et al. | Applicant |
| US7110322(B2) | 2006-09-01 | Farmwald et al. | Applicant |
| US7111143(B2) | 2006-09-01 | Walker | Applicant |
| US7117309(B2) | 2006-10-01 | Bearden | Applicant |
| US7119428(B2) | 2006-10-01 | Tanie et al. | Applicant |
| US7120727(B2) | 2006-10-01 | Lee et al. | Applicant |
| US7126399(B1) | 2006-10-01 | Lee | Applicant |
| US7127567(B2) | 2006-10-01 | Ramakrishnan et al. | Applicant |
| US7133960(B1) | 2006-11-01 | Thompson et al. | Applicant |
| US7136978(B2) | 2006-11-01 | Miura et al. | Applicant |
| US7138823(B2) | 2006-11-01 | Janzen et al. | Applicant |
| US7149145(B2) | 2006-12-01 | Kim et al. | Applicant |
| US7149824(B2) | 2006-12-01 | Johnson | Applicant |
| US7173863(B2) | 2007-02-01 | Conley et al. | Applicant |
| US7200021(B2) | 2007-04-01 | Raghuram | Applicant |
| US7205789(B1) | 2007-04-01 | Karabatsos | Applicant |
| US7210059(B2) | 2007-04-01 | Jeddeloh | Applicant |
| US7215561(B2) | 2007-05-01 | Park et al. | Applicant |
| US7218566(B1) | 2007-05-01 | Totolos, Jr. et al. | Applicant |
| US7224595(B2) | 2007-05-01 | Dreps et al. | Applicant |
| US7228264(B2) | 2007-06-01 | Barrenscheen et al. | Applicant |
| US7231562(B2) | 2007-06-01 | Ohlhoff et al. | Applicant |
| US7233541(B2) | 2007-06-01 | Yamamoto et al. | Applicant |
| US7234081(B2) | 2007-06-01 | Nguyen et al. | Applicant |
| US7243185(B2) | 2007-07-01 | See et al. | Applicant |
| US7245541(B2) | 2007-07-01 | Janzen | Applicant |
| US7254036(B2) | 2007-08-01 | Pauley et al. | Applicant |
| US7266639(B2) | 2007-09-01 | Raghuram | Applicant |
| US7269042(B2) | 2007-09-01 | Kinsley et al. | Applicant |
| US7269708(B2) | 2007-09-01 | Ware | Applicant |
| US7274583(B2) | 2007-09-01 | Park et al. | Applicant |
| US7277333(B2) | 2007-10-01 | Schaefer | Applicant |
| US7286436(B2) | 2007-10-01 | Bhakta et al. | Applicant |
| US7289386(B2) | 2007-10-01 | Bhakta et al. | Applicant |
| US7296754(B2) | 2007-11-01 | Nishizawa et al. | Applicant |
| US7299330(B2) | 2007-11-01 | Gillingham et al. | Applicant |
| US7302598(B2) | 2007-11-01 | Suzuki et al. | Applicant |
| US7307863(B2) | 2007-12-01 | Yen et al. | Applicant |
| US7317250(B2) | 2008-01-01 | Koh et al. | Applicant |
| US7327613(B2) | 2008-02-01 | Lee | Applicant |
| US7337293(B2) | 2008-02-01 | Brittain et al. | Applicant |
| US7363422(B2) | 2008-04-01 | Perego et al. | Applicant |
| US7366947(B2) | 2008-04-01 | Gower et al. | Applicant |
| US7379316(B2) | 2008-05-01 | Rajan | Applicant |
| US7386656(B2) | 2008-06-01 | Rajan et al. | Applicant |
| US7392338(B2) | 2008-06-01 | Rajan et al. | Applicant |
| US7408393(B1) | 2008-08-01 | Jain et al. | Applicant |
| US7409492(B2) | 2008-08-01 | Tanaka et al. | Applicant |
| US7414917(B2) | 2008-08-01 | Ruckerbauer et al. | Applicant |
| US7428644(B2) | 2008-09-01 | Jeddeloh et al. | Applicant |
| US7437579(B2) | 2008-10-01 | Jeddeloh et al. | Applicant |
| US7441064(B2) | 2008-10-01 | Gaskins | Applicant |
| US7457122(B2) | 2008-11-01 | Lai et al. | Applicant |
| US7464225(B2) | 2008-12-01 | Tsern | Applicant |
| US7472220(B2) | 2008-12-01 | Rajan et al. | Applicant |
| US7474576(B2) | 2009-01-01 | Co et al. | Applicant |
| US7480147(B2) | 2009-01-01 | Hoss et al. | Applicant |
| US7480774(B2) | 2009-01-01 | Ellis et al. | Applicant |
| US7496777(B2) | 2009-02-01 | Kapil | Applicant |
| US7515453(B2) | 2009-04-01 | Rajan | Applicant |
| US7532537(B2) | 2009-05-01 | Solomon et al. | Applicant |
| US7539800(B2) | 2009-05-01 | Dell et al. | Applicant |
| US7573136(B2) | 2009-08-01 | Jiang et al. | Applicant |
| US7580312(B2) | 2009-08-01 | Rajan et al. | Applicant |
| US7581121(B2) | 2009-08-01 | Barth et al. | Applicant |
| US7581127(B2) | 2009-08-01 | Rajan et al. | Applicant |
| US7590796(B2) | 2009-09-01 | Rajan et al. | Applicant |
| US7599205(B2) | 2009-10-01 | Rajan | Applicant |
| US7606245(B2) | 2009-10-01 | Ma et al. | Applicant |
| US7609567(B2) | 2009-10-01 | Rajan et al. | Applicant |
| US7613880(B2) | 2009-11-01 | Miura et al. | Applicant |
| US7619912(B2) | 2009-11-01 | Bhakta et al. | Applicant |
| US7724589(B2) | 2010-05-01 | Rajan et al. | Applicant |
| US7730338(B2) | 2010-06-01 | Rajan et al. | Applicant |
| US7761724(B2) | 2010-07-01 | Rajan et al. | Applicant |
| US7934070(B2) | 2011-04-01 | Brittain et al. | Applicant |
| US7990797(B2) | 2011-08-01 | Moshayedi et al. | Applicant |
| US8116144(B2) | 2012-02-01 | Shaw et al. | Applicant |
| US2001/0000822(A1) | 2001-05-01 | Dell et al. | Applicant |
| US2001/0003198(A1) | 2001-06-01 | Wu | Applicant |
| US2001/0011322(A1) | 2001-08-01 | Stolt et al. | Examiner |
| US2001/0019509(A1) | 2001-09-01 | Aho et al. | Applicant |
| US2001/0021106(A1) | 2001-09-01 | Weber et al. | Applicant |
| US2001/0021137(A1) | 2001-09-01 | Kai et al. | Applicant |
| US2001/0046129(A1) | 2001-11-01 | Broglia et al. | Applicant |
| US2001/0046163(A1) | 2001-11-01 | Yanagawa | Applicant |
| US2001/0052062(A1) | 2001-12-01 | Lipovski | Applicant |
| US2002/0002662(A1) | 2002-01-01 | Olarig et al. | Applicant |
| US2002/0004897(A1) | 2002-01-01 | Kao et al. | Applicant |
| US2002/0015340(A1) | 2002-02-01 | Batinovich | Applicant |
| US2002/0019961(A1) | 2002-02-01 | Blodgett | Applicant |
| US2002/0034068(A1) | 2002-03-01 | Weber et al. | Applicant |
| US2002/0038405(A1) | 2002-03-01 | Leddige et al. | Applicant |
| US2002/0040416(A1) | 2002-04-01 | Tsern et al. | Applicant |
| US2002/0041507(A1) | 2002-04-01 | Woo et al. | Applicant |
| US2002/0051398(A1) | 2002-05-01 | Mizugaki | Applicant |
| US2002/0060945(A1) | 2002-05-01 | Ikeda | Applicant |
| US2002/0060948(A1) | 2002-05-01 | Chang et al. | Applicant |
| US2002/0064073(A1) | 2002-05-01 | Chien | Applicant |
| US2002/0064083(A1) | 2002-05-01 | Ryu et al. | Applicant |
| US2002/0089831(A1) | 2002-07-01 | Forthun | Applicant |
| US2002/0089970(A1) | 2002-07-01 | Asada et al. | Applicant |
| US2002/0094671(A1) | 2002-07-01 | Distefano et al. | Applicant |
| US2002/0121650(A1) | 2002-09-01 | Minamio et al. | Applicant |
| US2002/0121670(A1) | 2002-09-01 | Minamio et al. | Applicant |
| US2002/0124195(A1) | 2002-09-01 | Nizar | Applicant |
| US2002/0129204(A1) | 2002-09-01 | Leighnor et al. | Applicant |
| US2002/0145900(A1) | 2002-10-01 | Schaefer | Applicant |
| US2002/0165706(A1) | 2002-11-01 | Raynham | Applicant |
| US2002/0167092(A1) | 2002-11-01 | Fee et al. | Applicant |
| US2002/0172024(A1) | 2002-11-01 | Hui et al. | Applicant |
| US2002/0174274(A1) | 2002-11-01 | Wu et al. | Applicant |
| US2002/0184438(A1) | 2002-12-01 | Usui | Applicant |
| US2003/0002262(A1) | 2003-01-01 | Benisek et al. | Applicant |
| US2003/0011993(A1) | 2003-01-01 | Summers et al. | Applicant |
| US2003/0016550(A1) | 2003-01-01 | Yoo et al. | Applicant |
| US2003/0021175(A1) | 2003-01-01 | Tae Kwak | Applicant |
| US2003/0026155(A1) | 2003-02-01 | Yamagata | Examiner |
| US2003/0026159(A1) | 2003-02-01 | Frankowsky et al. | Applicant |
| US2003/0035312(A1) | 2003-02-01 | Halbert et al. | Applicant |
| US2003/0039158(A1) | 2003-02-01 | Horiguchi et al. | Applicant |
| US2003/0041295(A1) | 2003-02-01 | Hou et al. | Applicant |
| US2003/0061458(A1) | 2003-03-01 | Wilcox et al. | Applicant |
| US2003/0061459(A1) | 2003-03-01 | Aboulenein et al. | Applicant |
| US2003/0083855(A1) | 2003-05-01 | Fukuyama | Applicant |
| US2003/0088743(A1) | 2003-05-01 | Rader | Applicant |
| US2003/0093614(A1) | 2003-05-01 | Kohn et al. | Applicant |
| US2003/0101392(A1) | 2003-05-01 | Lee | Applicant |
| US2003/0105932(A1) | 2003-06-01 | David et al. | Applicant |
| US2003/0110339(A1) | 2003-06-01 | Calvignac et al. | Applicant |
| US2003/0117875(A1) | 2003-06-01 | Lee et al. | Applicant |
| US2003/0123389(A1) | 2003-07-01 | Russell et al. | Applicant |
| US2003/0126338(A1) | 2003-07-01 | Dodd et al. | Applicant |
| US2003/0127737(A1) | 2003-07-01 | Takahashi | Applicant |
| US2003/0131160(A1) | 2003-07-01 | Hampel et al. | Applicant |
| US2003/0145163(A1) | 2003-07-01 | Seo et al. | Applicant |
| US2003/0158995(A1) | 2003-08-01 | Lee et al. | Applicant |
| US2003/0164539(A1) | 2003-09-01 | Yau | Applicant |
| US2003/0164543(A1) | 2003-09-01 | Kheng Lee | Applicant |
| US2003/0174569(A1) | 2003-09-01 | Amidi | Applicant |
| US2003/0182513(A1) | 2003-09-01 | Dodd et al. | Applicant |
| US2003/0183934(A1) | 2003-10-01 | Barrett | Applicant |
| US2003/0189868(A1) | 2003-10-01 | Riesenman et al. | Applicant |
| US2003/0189870(A1) | 2003-10-01 | Wilcox | Applicant |
| US2003/0191888(A1) | 2003-10-01 | Klein | Applicant |
| US2003/0191915(A1) | 2003-10-01 | Saxena et al. | Applicant |
| US2003/0200382(A1) | 2003-10-01 | Wells et al. | Applicant |
| US2003/0200474(A1) | 2003-10-01 | Li | Applicant |
| US2003/0205802(A1) | 2003-11-01 | Segaram et al. | Applicant |
| US2003/0206476(A1) | 2003-11-01 | Joo | Applicant |
| US2003/0217303(A1) | 2003-11-01 | Chua-Eoan et al. | Applicant |
| US2003/0223290(A1) | 2003-12-01 | Park et al. | Applicant |
| US2003/0227798(A1) | 2003-12-01 | Pax | Applicant |
| US2003/0229821(A1) | 2003-12-01 | Ma | Applicant |
| US2003/0230801(A1) | 2003-12-01 | Jiang et al. | Applicant |
| US2003/0231540(A1) | 2003-12-01 | Lazar et al. | Applicant |
| US2003/0231542(A1) | 2003-12-01 | Zaharinova-Papazova et al. | Applicant |
| US2003/0234664(A1) | 2003-12-01 | Yamagata | Applicant |
| US2004/0016994(A1) | 2004-01-01 | Huang | Applicant |
| US2004/0027902(A1) | 2004-02-01 | Ooishi et al. | Applicant |
| US2004/0034732(A1) | 2004-02-01 | Valin et al. | Applicant |
| US2004/0034755(A1) | 2004-02-01 | LaBerge et al. | Applicant |
| US2004/0037133(A1) | 2004-02-01 | Park et al. | Applicant |
| US2004/0042503(A1) | 2004-03-01 | Shaeffer et al. | Applicant |
| US2004/0044808(A1) | 2004-03-01 | Salmon et al. | Applicant |
| US2004/0047228(A1) | 2004-03-01 | Chen | Applicant |
| US2004/0049624(A1) | 2004-03-01 | Salmonsen | Applicant |
| US2004/0057317(A1) | 2004-03-01 | Schaefer | Applicant |
| US2004/0064647(A1) | 2004-04-01 | DeWhitt et al. | Applicant |
| US2004/0064767(A1) | 2004-04-01 | Huckaby et al. | Applicant |
| US2004/0083324(A1) | 2004-04-01 | Rabinovitz et al. | Applicant |
| US2004/0088475(A1) | 2004-05-01 | Streif et al. | Applicant |
| US2004/0100837(A1) | 2004-05-01 | Lee | Applicant |
| US2004/0117723(A1) | 2004-06-01 | Foss | Applicant |
| US2004/0123173(A1) | 2004-06-01 | Emberling et al. | Applicant |
| US2004/0125635(A1) | 2004-07-01 | Kuzmenka | Applicant |
| US2004/0133736(A1) | 2004-07-01 | Kyung | Applicant |
| US2004/0139359(A1) | 2004-07-01 | Samson et al. | Applicant |
| US2004/0145963(A1) | 2004-07-01 | Byon | Applicant |
| US2004/0151038(A1) | 2004-08-01 | Ruckerbauer et al. | Applicant |
| US2004/0174765(A1) | 2004-09-01 | Seo et al. | Applicant |
| US2004/0177079(A1) | 2004-09-01 | Gluhovsky et al. | Applicant |
| US2004/0178824(A1) | 2004-09-01 | Pan | Applicant |
| US2004/0184324(A1) | 2004-09-01 | Pax | Applicant |
| US2004/0186956(A1) | 2004-09-01 | Perego et al. | Applicant |
| US2004/0188704(A1) | 2004-09-01 | Halbert et al. | Applicant |
| US2004/0195682(A1) | 2004-10-01 | Kimura | Applicant |
| US2004/0196732(A1) | 2004-10-01 | Lee | Applicant |
| US2004/0205433(A1) | 2004-10-01 | Gower et al. | Applicant |
| US2004/0208173(A1) | 2004-10-01 | Di Gregoria | Applicant |
| US2004/0225858(A1) | 2004-11-01 | Brueggen | Applicant |
| US2004/0228166(A1) | 2004-11-01 | Braun et al. | Applicant |
| US2004/0228196(A1) | 2004-11-01 | Kwak et al. | Applicant |
| US2004/0228203(A1) | 2004-11-01 | Koo | Applicant |
| US2004/0230932(A1) | 2004-11-01 | Dickmann | Applicant |
| US2004/0236877(A1) | 2004-11-01 | Burton | Applicant |
| US2004/0250989(A1) | 2004-12-01 | Im et al. | Applicant |
| US2004/0256638(A1) | 2004-12-01 | Perego et al. | Applicant |
| US2004/0257847(A1) | 2004-12-01 | Matsui et al. | Applicant |
| US2004/0257857(A1) | 2004-12-01 | Yamamoto et al. | Applicant |
| US2004/0260957(A1) | 2004-12-01 | Jeddeloh et al. | Applicant |
| US2004/0264255(A1) | 2004-12-01 | Royer | Applicant |
| US2004/0268161(A1) | 2004-12-01 | Ross | Applicant |
| US2005/0018495(A1) | 2005-01-01 | Bhakta et al. | Applicant |
| US2005/0021874(A1) | 2005-01-01 | Georgiou et al. | Applicant |
| US2005/0024963(A1) | 2005-02-01 | Jakobs et al. | Applicant |
| US2005/0027928(A1) | 2005-02-01 | Avraham et al. | Applicant |
| US2005/0028038(A1) | 2005-02-01 | Pomaranski et al. | Applicant |
| US2005/0034004(A1) | 2005-02-01 | Bunker et al. | Applicant |
| US2005/0036350(A1) | 2005-02-01 | So et al. | Applicant |
| US2005/0041504(A1) | 2005-02-01 | Perego et al. | Applicant |
| US2005/0044302(A1) | 2005-02-01 | Pauley et al. | Applicant |
| US2005/0044303(A1) | 2005-02-01 | Perego et al. | Applicant |
| US2005/0044305(A1) | 2005-02-01 | Jakobs et al. | Applicant |
| US2005/0047192(A1) | 2005-03-01 | Matsui et al. | Applicant |
| US2005/0071543(A1) | 2005-03-01 | Ellis et al. | Applicant |
| US2005/0078532(A1) | 2005-04-01 | Ruckerbauer et al. | Applicant |
| US2005/0081085(A1) | 2005-04-01 | Ellis et al. | Applicant |
| US2005/0086548(A1) | 2005-04-01 | Haid et al. | Applicant |
| US2005/0099834(A1) | 2005-05-01 | Funaba et al. | Applicant |
| US2005/0102590(A1) | 2005-05-01 | Norris et al. | Applicant |
| US2005/0105318(A1) | 2005-05-01 | Funaba et al. | Applicant |
| US2005/0108460(A1) | 2005-05-01 | David | Examiner |
| US2005/0127531(A1) | 2005-06-01 | Tay et al. | Applicant |
| US2005/0132158(A1) | 2005-06-01 | Hampel et al. | Applicant |
| US2005/0135176(A1) | 2005-06-01 | Ramakrishnan et al. | Applicant |
| US2005/0138267(A1) | 2005-06-01 | Bains et al. | Applicant |
| US2005/0138304(A1) | 2005-06-01 | Ramakrishnan et al. | Applicant |
| US2005/0139977(A1) | 2005-06-01 | Nishio et al. | Applicant |
| US2005/0141199(A1) | 2005-06-01 | Chiou et al. | Applicant |
| US2005/0149662(A1) | 2005-07-01 | Perego et al. | Applicant |
| US2005/0152212(A1) | 2005-07-01 | Yang et al. | Applicant |
| US2005/0156934(A1) | 2005-07-01 | Perego et al. | Applicant |
| US2005/0166026(A1) | 2005-07-01 | Ware et al. | Applicant |
| US2005/0193163(A1) | 2005-09-01 | Perego et al. | Applicant |
| US2005/0193183(A1) | 2005-09-01 | Barth et al. | Applicant |
| US2005/0194676(A1) | 2005-09-01 | Fukuda et al. | Applicant |
| US2005/0194991(A1) | 2005-09-01 | Dour et al. | Applicant |
| US2005/0195629(A1) | 2005-09-01 | Leddige et al. | Applicant |
| US2005/0201063(A1) | 2005-09-01 | Lee et al. | Applicant |
| US2005/0204111(A1) | 2005-09-01 | Natarajan | Applicant |
| US2005/0207255(A1) | 2005-09-01 | Perego et al. | Applicant |
| US2005/0210196(A1) | 2005-09-01 | Perego et al. | Applicant |
| US2005/0223179(A1) | 2005-10-01 | Perego et al. | Applicant |
| US2005/0224948(A1) | 2005-10-01 | Lee et al. | Applicant |
| US2005/0232049(A1) | 2005-10-01 | Park | Applicant |
| US2005/0235119(A1) | 2005-10-01 | Sechrest et al. | Applicant |
| US2005/0235131(A1) | 2005-10-01 | Ware | Applicant |
| US2005/0237838(A1) | 2005-10-01 | Kwak et al. | Applicant |
| US2005/0243635(A1) | 2005-11-01 | Schaefer | Applicant |
| US2005/0246558(A1) | 2005-11-01 | Ku | Applicant |
| US2005/0249011(A1) | 2005-11-01 | Maeda | Applicant |
| US2005/0259504(A1) | 2005-11-01 | Murtugh et al. | Applicant |
| US2005/0263312(A1) | 2005-12-01 | Bolken et al. | Applicant |
| US2005/0265506(A1) | 2005-12-01 | Foss et al. | Applicant |
| US2005/0269715(A1) | 2005-12-01 | Yoo | Applicant |
| US2005/0278474(A1) | 2005-12-01 | Perersen et al. | Applicant |
| US2005/0281096(A1) | 2005-12-01 | Bhakta et al. | Applicant |
| US2005/0281123(A1) | 2005-12-01 | Bell et al. | Applicant |
| US2005/0283572(A1) | 2005-12-01 | Ishihara | Applicant |
| US2005/0285174(A1) | 2005-12-01 | Saito et al. | Applicant |
| US2005/0286334(A1) | 2005-12-01 | Saito et al. | Applicant |
| US2005/0289292(A1) | 2005-12-01 | Morrow et al. | Applicant |
| US2005/0289317(A1) | 2005-12-01 | Liou et al. | Applicant |
| US2006/0002201(A1) | 2006-01-01 | Janzen | Applicant |
| US2006/0010339(A1) | 2006-01-01 | Klein | Applicant |
| US2006/0026484(A1) | 2006-02-01 | Hollums | Applicant |
| US2006/0038597(A1) | 2006-02-01 | Becker et al. | Applicant |
| US2006/0039204(A1) | 2006-02-01 | Cornelius | Applicant |
| US2006/0039205(A1) | 2006-02-01 | Cornelius | Applicant |
| US2006/0041711(A1) | 2006-02-01 | Miura et al. | Applicant |
| US2006/0041730(A1) | 2006-02-01 | Larson | Applicant |
| US2006/0044909(A1) | 2006-03-01 | Kinsley et al. | Applicant |
| US2006/0044913(A1) | 2006-03-01 | Klein et al. | Applicant |
| US2006/0049502(A1) | 2006-03-01 | Goodwin et al. | Applicant |
| US2006/0050574(A1) | 2006-03-01 | Streif et al. | Applicant |
| US2006/0056244(A1) | 2006-03-01 | Ware | Applicant |
| US2006/0062047(A1) | 2006-03-01 | Bhakta et al. | Applicant |
| US2006/0067141(A1) | 2006-03-01 | Perego et al. | Applicant |
| US2006/0085616(A1) | 2006-04-01 | Zeighami et al. | Applicant |
| US2006/0087900(A1) | 2006-04-01 | Bucksch et al. | Applicant |
| US2006/0090031(A1) | 2006-04-01 | Kirshenbaum et al. | Applicant |
| US2006/0090054(A1) | 2006-04-01 | Choi et al. | Applicant |
| US2006/0106951(A1) | 2006-05-01 | Bains | Applicant |
| US2006/0112214(A1) | 2006-05-01 | Yeh | Applicant |
| US2006/0112219(A1) | 2006-05-01 | Chawla et al. | Applicant |
| US2006/0117152(A1) | 2006-06-01 | Amidi et al. | Applicant |
| US2006/0117160(A1) | 2006-06-01 | Jackson et al. | Applicant |
| US2006/0118933(A1) | 2006-06-01 | Haba | Applicant |
| US2006/0120193(A1) | 2006-06-01 | Casper | Applicant |
| US2006/0123265(A1) | 2006-06-01 | Ruckerbauer et al. | Applicant |
| US2006/0126369(A1) | 2006-06-01 | Raghuram | Applicant |
| US2006/0129712(A1) | 2006-06-01 | Raghuram | Applicant |
| US2006/0129740(A1) | 2006-06-01 | Ruckerbauer et al. | Applicant |
| US2006/0129755(A1) | 2006-06-01 | Raghuram | Applicant |
| US2006/0133173(A1) | 2006-06-01 | Jain et al. | Applicant |
| US2006/0136791(A1) | 2006-06-01 | Nierle | Applicant |
| US2006/0149857(A1) | 2006-07-01 | Holman | Applicant |
| US2006/0149982(A1) | 2006-07-01 | Vogt | Applicant |
| US2006/0174082(A1) | 2006-08-01 | Bellows et al. | Applicant |
| US2006/0176744(A1) | 2006-08-01 | Stave | Applicant |
| US2006/0179262(A1) | 2006-08-01 | Brittain et al. | Applicant |
| US2006/0179333(A1) | 2006-08-01 | Brittain et al. | Applicant |
| US2006/0179334(A1) | 2006-08-01 | Brittain et al. | Applicant |
| US2006/0180926(A1) | 2006-08-01 | Mullen et al. | Applicant |
| US2006/0181953(A1) | 2006-08-01 | Rotenberg et al. | Applicant |
| US2006/0195631(A1) | 2006-08-01 | Rajamani | Applicant |
| US2006/0198178(A1) | 2006-09-01 | Kinsley et al. | Applicant |
| US2006/0203590(A1) | 2006-09-01 | Mori et al. | Applicant |
| US2006/0206738(A1) | 2006-09-01 | Jeddeloh et al. | Applicant |
| US2006/0233012(A1) | 2006-10-01 | Sekiguchi et al. | Applicant |
| US2006/0236165(A1) | 2006-10-01 | Cepulis et al. | Applicant |
| US2006/0236201(A1) | 2006-10-01 | Gower et al. | Applicant |
| US2006/0248261(A1) | 2006-11-01 | Jacob et al. | Applicant |
| US2006/0248387(A1) | 2006-11-01 | Nicholson et al. | Applicant |
| US2006/0262586(A1) | 2006-11-01 | Solomon et al. | Applicant |
| US2006/0262587(A1) | 2006-11-01 | Matsui et al. | Applicant |
| US2006/0277355(A1) | 2006-12-01 | Ellsberry et al. | Applicant |
| US2006/0294295(A1) | 2006-12-01 | Fukuzo | Applicant |
| US2007/0005998(A1) | 2007-01-01 | Jain et al. | Applicant |
| US2007/0050530(A1) | 2007-03-01 | Rajan | Applicant |
| US2007/0058471(A1) | 2007-03-01 | Rajan et al. | Applicant |
| US2007/0070669(A1) | 2007-03-01 | Tsern | Applicant |
| US2007/0088995(A1) | 2007-04-01 | Tsern et al. | Applicant |
| US2007/0091696(A1) | 2007-04-01 | Niggemeier et al. | Applicant |
| US2007/0106860(A1) | 2007-05-01 | Foster et al. | Applicant |
| US2007/0136537(A1) | 2007-06-01 | Doblar et al. | Applicant |
| US2007/0162700(A1) | 2007-07-01 | Fortin et al. | Applicant |
| US2007/0188997(A1) | 2007-08-01 | Hockanson et al. | Applicant |
| US2007/0192563(A1) | 2007-08-01 | Rajan et al. | Applicant |
| US2007/0195613(A1) | 2007-08-01 | Rajan et al. | Applicant |
| US2007/0204075(A1) | 2007-08-01 | Rajan et al. | Applicant |
| US2007/0216445(A1) | 2007-09-01 | Raghavan et al. | Applicant |
| US2007/0247194(A1) | 2007-10-01 | Jain | Applicant |
| US2007/0279084(A1) | 2007-12-01 | Oh et al. | Applicant |
| US2007/0288683(A1) | 2007-12-01 | Panabaker et al. | Applicant |
| US2007/0288686(A1) | 2007-12-01 | Arcedera et al. | Applicant |
| US2007/0288687(A1) | 2007-12-01 | Panabaker et al. | Applicant |
| US2008/0002447(A1) | 2008-01-01 | Gulachenski et al. | Applicant |
| US2008/0010435(A1) | 2008-01-01 | Smith et al. | Applicant |
| US2008/0025108(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0025122(A1) | 2008-01-01 | Schakel et al. | Applicant |
| US2008/0025136(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0025137(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0027697(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0027702(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0027703(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0028135(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0028136(A1) | 2008-01-01 | Schakel et al. | Applicant |
| US2008/0028137(A1) | 2008-01-01 | Schakel et al. | Applicant |
| US2008/0031030(A1) | 2008-02-01 | Rajan et al. | Applicant |
| US2008/0031072(A1) | 2008-02-01 | Rajan et al. | Applicant |
| US2008/0034130(A1) | 2008-02-01 | Perego et al. | Applicant |
| US2008/0037353(A1) | 2008-02-01 | Rajan et al. | Applicant |
| US2008/0056014(A1) | 2008-03-01 | Rajan et al. | Applicant |
| US2008/0062773(A1) | 2008-03-01 | Rajan et al. | Applicant |
| US2008/0065820(A1) | 2008-03-01 | Gillingham et al. | Applicant |
| US2008/0082763(A1) | 2008-04-01 | Rajan et al. | Applicant |
| US2008/0086588(A1) | 2008-04-01 | Danilak et al. | Applicant |
| US2008/0089034(A1) | 2008-04-01 | Hoss et al. | Applicant |
| US2008/0098277(A1) | 2008-04-01 | Hazelzet | Applicant |
| US2008/0103753(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0104314(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0109206(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0109595(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0109597(A1) | 2008-05-01 | Schakel et al. | Applicant |
| US2008/0109598(A1) | 2008-05-01 | Schakel et al. | Applicant |
| US2008/0115006(A1) | 2008-05-01 | Smith et al. | Applicant |
| US2008/0120443(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0120458(A1) | 2008-05-01 | Gillingham et al. | Applicant |
| US2008/0123459(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126624(A1) | 2008-05-01 | Prete et al. | Applicant |
| US2008/0126687(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126688(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126689(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126690(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126692(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0130364(A1) | 2008-06-01 | Guterman et al. | Applicant |
| US2008/0133825(A1) | 2008-06-01 | Rajan et al. | Applicant |
| US2008/0155136(A1) | 2008-06-01 | Hishino | Applicant |
| US2008/0159027(A1) | 2008-07-01 | Kim | Applicant |
| US2008/0170425(A1) | 2008-07-01 | Rajan | Applicant |
| US2008/0195894(A1) | 2008-08-01 | Schreck et al. | Applicant |
| US2008/0215832(A1) | 2008-09-01 | Allen et al. | Applicant |
| US2008/0239857(A1) | 2008-10-01 | Rajan et al. | Applicant |
| US2008/0239858(A1) | 2008-10-01 | Rajan et al. | Applicant |
| US2008/0256282(A1) | 2008-10-01 | Guo et al. | Applicant |
| US2008/0282084(A1) | 2008-11-01 | Hatakeyama | Applicant |
| US2008/0282341(A1) | 2008-11-01 | Hatakeyama | Applicant |
| US2009/0024789(A1) | 2009-01-01 | Rajan et al. | Applicant |
| US2009/0024790(A1) | 2009-01-01 | Rajan et al. | Applicant |
| US2009/0049266(A1) | 2009-02-01 | Kuhne | Applicant |
| US2009/0063865(A1) | 2009-03-01 | Berenbaum et al. | Applicant |
| US2009/0063896(A1) | 2009-03-01 | Lastras-Montano et al. | Applicant |
| US2009/0070520(A1) | 2009-03-01 | Mizushima | Applicant |
| US2009/0089480(A1) | 2009-04-01 | Wah et al. | Applicant |
| US2009/0109613(A1) | 2009-04-01 | Legen et al. | Applicant |
| US2009/0216939(A1) | 2009-08-01 | Smith et al. | Applicant |
| US2009/0285031(A1) | 2009-11-01 | Rajan et al. | Applicant |
| US2009/0290442(A1) | 2009-11-01 | Rajan | Applicant |
| US2010/0005218(A1) | 2010-01-01 | Gower et al. | Applicant |
| US2010/0020585(A1) | 2010-01-01 | Rajan | Applicant |
| US2010/0257304(A1) | 2010-10-01 | Rajan et al. | Applicant |
| US2010/0271888(A1) | 2010-10-01 | Rajan | Applicant |
| US2010/0281280(A1) | 2010-11-01 | Rajan et al. | Applicant |
| DE102004051345 | 2006-05-01 | Applicant | |
| DE102004053316 | 2006-05-01 | Applicant | |
| DE102005036528 | 2007-02-01 | Applicant | |
| EP644547 | 1995-03-01 | Applicant | |
| JP62121978 | 1987-06-01 | Applicant | |
| JP1-171047 | 1989-07-01 | Applicant | |
| JP3-29357 | 1991-02-01 | Applicant | |
| JP3-276487(B2) | 1991-12-01 | Applicant | |
| JP3-286234 | 1991-12-01 | Applicant | |
| JP5-298192 | 1993-11-01 | Applicant | |
| JP7-141870 | 1995-06-01 | Applicant | |
| JP8-77097 | 1996-03-01 | Applicant | |
| JP11-149775 | 1999-06-01 | Applicant | |
| JP22025255(A2) | 2002-01-01 | Applicant | |
| JP3304893(B2) | 2002-05-01 | Applicant | |
| JP4-327474 | 2004-11-01 | Applicant | |
| JP2006236388 | 2006-09-01 | Applicant | |
| KR1020040062717 | 2004-07-01 | Applicant | |
| KR2005120344 | 2005-12-01 | Applicant | |
| WO95/05676 | 1995-02-01 | Applicant | |
| WO97/25674 | 1997-07-01 | Applicant | |
| WO9900734 | 1999-01-01 | Applicant | |
| WO/45270 | 2000-08-01 | Applicant | |
| WO1/90900 | 2001-11-01 | Applicant | |
| WO1/97160 | 2001-12-01 | Applicant | |
| WO2004/044754 | 2004-05-01 | Applicant | |
| WO2004/051645 | 2004-06-01 | Applicant | |
| WO2006/072040 | 2006-07-01 | Applicant | |
| WO2007002324 | 2007-01-01 | Applicant | |
| WO2007/028109 | 2007-03-01 | Applicant | |
| WO2007/038225 | 2007-04-01 | Applicant | |
| WO2007/095080 | 2007-08-01 | Applicant | |
| WO2008063251 | 2008-05-01 | Applicant |
Non-Patent Literature (266)
- Non-final Office Action from U.S. Appl. No. 11/461,430 mailed on Feb. 19, 2009.Applicant
- Final Office Action from U.S. Appl. No. 11/461,435 mailed on Jan. 28, 2009.Applicant
- Non-final Office Action from U.S. Appl. No. 11/461,437 mailed on Jan. 26, 2009.Applicant
- Non-final Office Action from U.S. Appl. No. 11/939,432 mailed on Feb. 19, 2009.Applicant
- Office Action from U.S. Appl. No. 11/461,427 mailed on Sep. 5, 2008.Applicant
- Final Office Action from U.S. Appl. No. 11/461,430 mailed on Sep. 08, 2008.Applicant
- Notice of Allowance from U.S. Appl. No. 11/474,075 mailed on Nov. 26, 2008.Applicant
- Office Action from U.S. Appl. No. 11/474,076 mailed on Nov. 3, 2008.Applicant
- Office Action from U.S. Appl. No. 11/524,811 mailed on Sep. 17, 2008.Applicant
- German Office Action From German Patent Application No. 11 2006 002 300.4-55 Mailed Jun. 5, 2009 (With Translation).Applicant
- Non-Final Office Action From U.S. Appl. No. 11/461,430 Mailed Feb. 19, 2009.Applicant
- Final Office Action From U.S. Appl. No. 11/461,435 Mailed Jan. 28, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/461,437 Mailed Jan. 26, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/461,441 Mailed Apr. 2, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/611,374 Mailed Mar. 23, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/762,010 Mailed Mar. 20, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/939,432 Mailed Feb. 6, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 12/111,819 Mailed Apr. 27, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 12/111,828 Mailed Apr. 17, 2009.Applicant
- Fang et al., W. Power Complexity Analysis of Adiabatic SRAM, 6th Int. Conference on ASIC, vol. 1, Oct. 2005, pp. 334-337.Applicant
- Pavan et al., P. A Complete Model of E2PROM Memory Cells for Circuit Simulations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, No. 8, Aug. 2003, pp. 1072-1079.Applicant
- German Office Action From German Patent Application No. 11 2006 001 810.8-55 Mailed Apr. 20, 2009 (With Translation).Applicant
- Final Rejection From U.S. Appl. No. 11/461,437 Mailed Nov. 10, 2009.Applicant
- Final Rejection from U.S. Appl. No. 11/762,010 Mailed Dec. 4, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/672,921 Mailed Dec. 8, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/672,924 Mailed Dec. 14, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/929,225 Mailed Dec. 14, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/929,261 Mailed Dec. 14, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 11/611,374 Mailed Nov. 30, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 11/939,432 Mailed Dec. 1, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 12/111,819 Mailed Nov. 20, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 12/111,828 Mailed Dec. 15, 2009.Applicant
- Great Britain Office Action from GB Patent Application No. GB0800734.6 Mailed Mar. 1, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/461,420 Mailed Apr. 28, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,372 Mailed Mar. 12, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,399 Mailed Mar. 22, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/588,739 Mailed Dec. 29, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Mailed Apr. 5, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,181 Mailed Mar. 2, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,182 Mailed Mar. 29, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/858,518 Mailed Apr. 21, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,432 Mailed Jan. 14, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,571 Mailed Mar. 3, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,636 Mailed Mar. 9, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,655 Mailed Mar. 3, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/939,432 Mailed Apr. 12, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 12/111,819 Mailed Mar. 10, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/507,682 Mailed Mar. 8, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Jun. 8, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/672,924 Dated Jun. 8, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,225 Dated Jun. 8, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,500 Dated Jun. 13, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Jun. 15, 2011.Applicant
- Final Office Action from U.S. Appl. No. 12/057,306 Dated Jun. 15, 2011.Applicant
- Final Office Action from U.S. Appl. No. 12/769,428 Dated Jun. 16, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/203,100 Dated Jun. 17, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Jun. 20, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/797,557 Dated Jun. 21, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Jun. 23, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/702,960 Dated Jun. 23, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,655 Dated Jun. 24, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Jun. 24, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Jun. 24, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/838,896 Dated Apr. 19, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/702,981 Dated Apr. 25, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,320 Dated May 5, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/939,440 Dated May 19, 2011.Applicant
- Final Office Action from Application No. 11/855,805, Dated May 26, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/672,921 Dated May 27, 2011.Applicant
- Supplemental European Search Report and Search Opinion issued Sep. 21, 2009 in European Application No. 07870726.2, 8 pp.Applicant
- Wu et al., ‘eNVy: A Non-Volatile, Main Memory Storage System’, ASPLOS-VI Proceedings, Oct. 4-7, 1994, pp. 86-97.Applicant
- Buffer Device for Memory Modules (DIMM)', IP.com Prior Art Database, <URL: http://ip.com/IPCOM/000144850>, Feb. 10, 2007, 1 pg.Applicant
- German Office Action from German Patent Application No. 11 2006 002 300.4-55 Dated May 11, 2009 (With Translation).Applicant
- Great Britain Office Action from GB Patent Application No. GB0803913.3 Dated Mar. 1, 2010.Applicant
- Preliminary Report on Patentability From PCT Application No. PCT/US06/24360 Dated on Jan. 10, 2008.Applicant
- Written Opinion From PCT Application No. PCT/US06/24360 Dated on Jan. 8, 2007.Applicant
- International Search Report From PCT Application No. PCT/US06/34390 Dated on Nov. 21, 2007.Applicant
- Written Opinion From PCT Application No. PCT/US06/34390 Dated on Nov. 21, 2007.Applicant
- International Preliminary Examination Report From PCT Application No. PCT/US07/016385 Dated Feb. 3, 2009.Applicant
- Search Report and Written Opinion From PCT Application No. PCT/US07/03460 Dated on Feb. 14, 2008.Applicant
- Search Report From PCT Application No. PCT/US10/038041 Dated Aug. 23, 2010.Applicant
- Non-Final Office Action from Application No. 11/461,420 Dated Jul. 23, 2009.Applicant
- Notice of Allowance from Application No. 11/461,430 Dated Sep. 10, 2009.Applicant
- Non-Final Office Action from Application No. 11/461,435 Dated Aug. 5, 2009.Applicant
- Final Office Action from Application No. 11/461,435 Dated May 13, 2010.Applicant
- Non-Final Office Action from Application No. 11/461,437 Dated Jan. 4, 2011.Applicant
- Non-Final Office Action from Application No. 11/515,167 Dated Sep. 25, 2009.Applicant
- Final Office Action from Application No. 11/515,167 Dated Jun. 3, 2010.Applicant
- Non-Final Office Action from Application No. 11/515,223 Dated Sep. 22, 2009.Applicant
- Notice of Allowance from Application No. 11/515,223 Dated Jul. 30, 2010.Applicant
- Notice of Allowance from Application No. 11/515,223 Dated Feb. 4, 2011.Applicant
- Non-Final Office Action from Application No. 11/538,041 Dated Jun. 10, 2009.Applicant
- Non-Final Office Action from Application No. 11/553,372 Dated Jun. 25, 2009.Applicant
- Notice of Allowance from Application No. 11/553,372 Dated Sep. 30, 2009.Applicant
- Notice of Allowance from Application No. 11/553,372 Dated Aug. 4, 2010.Applicant
- Non-Final Office Action from Application No. 11/553,372 Dated Jan. 5, 2011.Applicant
- Non-Final Office Action from Application No. 11/553,390 Dated Sep. 9, 2009.Applicant
- Final Office Action from Application No. 11/553,390 Dated Jun. 24, 2010.Applicant
- Non-Final Office Action from Application No. 11/553,399 Dated Jul. 7, 2009.Applicant
- Notice of Allowance from Application No. 11/553,399 Dated Oct. 13, 2009.Applicant
- Notice of Allowance from Application No. 11/553,399 Dated Dec. 3, 2010.Applicant
- Final Office Action from Application No. 11/588,739 Dated Dec. 15, 2010.Applicant
- Notice of Allowance from Application No. 11/611,374 Dated Sep. 15, 2009.Applicant
- Notice of Allowance from Application No. 11/611,374 Dated Jul. 19, 2010.Applicant
- Notice of Allowance from Application No. 11/611,374 Dated Oct. 29, 2010.Applicant
- Final Office Action from Application No. 11/672,921 Dated Jul. 23, 2010.Applicant
- Final Office Action from Application No. 11/672,924 Dated Sep. 7, 2010.Applicant
- Non-Final Office Action from Application No. 11/702,960 Dated Sep. 25, 2009.Applicant
- Final Office Action from Application No. 11/702,960 Dated Jun. 21, 2010.Applicant
- Non-Final Office Action from Application No. 11/702,981 Dated Mar. 11, 2009.Applicant
- Non-Final Office Action from Application No. 11/702,981 Dated Aug. 19, 2009.Applicant
- Notice of Allowance from Application No. 11/762,010 Dated Jul. 2, 2010.Applicant
- Notice of Allowance from Application No. 11/762,010 Dated Oct. 22, 2010.Applicant
- Notice of Allowance from Application No. 11/762,010 Dated Feb. 18, 2011.Applicant
- Non-Final Office Action from Application No. 11/762,013 Dated Jun. 5, 2009.Applicant
- Notice of Allowance from Application No. 11/762,013 Dated Aug. 17, 2010.Applicant
- Notice of Allowance from Application No. 11/762,013 Dated Dec. 7, 2010.Applicant
- Non-Final Office Action from Application No. 11/763,365 Dated Oct. 28, 2009.Applicant
- Notice of Allowance from Application No. 11/763,365 Dated Jun. 29, 2010.Applicant
- Notice of Allowance from Application No. 11/763,365 Dated Oct. 20, 2010.Applicant
- Non-Final Office Action from Application No. 11/828,181 Dated Mar. 2, 2010.Applicant
- Final Office Action from Application No. 11/828,182 Dated Dec. 22, 2010.Applicant
- Non-Final Office Action from Application No. 11/855,805 Dated Sep. 21, 2010.Applicant
- Non-Final Office Action from Application No. 11/855,826 Dated Jan. 13, 2011.Applicant
- Non-Final Office Action from Application No. 11/858,518 Dated Aug. 14, 2009.Applicant
- Non-Final Office Action from Application No. 11/858,518 Dated Sep. 8, 2010.Applicant
- Final Office Action from Application No. 11/929,225 Dated Aug. 27, 2010.Applicant
- Final Office Action from Application No. 11/929,261 Dated Sep. 7, 2010.Applicant
- Final Office Action from Application No. 11/929,286 Dated Aug. 20, 2010.Applicant
- Notice of Allowance from Application No. 11/929,320 Dated Sep. 29, 2010.Applicant
- Final Office Action from Application No. 11/929,403 Dated Aug. 31, 2010.Applicant
- Final Office Action from Application No. 11/929,417 Dated Aug. 31, 2010.Applicant
- Final Office Action from Application No. 11/929,432 Dated Aug. 20, 2010.Applicant
- Final Office Action from Application No. 11/929,450 Dated Aug. 20, 2010.Applicant
- Notice of Allowance from Application No. 11/929,483 Dated Oct. 7, 2010.Applicant
- Non-Final Office Action from Application No. 11/929,500 Dated Oct. 13, 2009.Applicant
- Final Office Action from Application No. 11/929,500 Dated Jun. 24, 2010.Applicant
- Final Office Action from Application No. 11/929,655 Dated Nov. 22, 2010.Applicant
- Notice of Allowance from Application No. 11/939,432 Dated Sep. 24, 2009.Applicant
- Notice of Allowance from Application No. 11/939,432 Dated Feb. 18, 2011.Applicant
- Non-Final Office Action from Application No. 11/939,440 Dated Sep. 17, 2010.Applicant
- Non-Final Office Action from Application No. 11/941,589 Dated Oct. 1, 2009.Applicant
- Notice of Allowance from Application No. 11/941,589 Dated Oct. 25, 2010.Applicant
- Non-Final Office Action from Application No. 12/057,306 Dated Oct. 8, 2010.Applicant
- Notice of Allowance from Application No. 12/144,396 Dated Feb. 1, 2011.Applicant
- Non-Final Office Action from Application No. 12/203,100 Dated Dec. 1, 2010.Applicant
- Non-Final Office Action from Application No. 12/574,628 Dated Jun. 10, 2010.Applicant
- Non-Final Office Action from Application No. 12/769,428 Dated Nov. 8, 2010.Applicant
- Non-Final Office Action from Application No. 12/816,756 Dated Feb. 7, 2011.Applicant
- Non-Final Office Action from Application No. 12/838,896 Dated Sep. 3, 2010.Applicant
- Notice of Allowance from Application No. 11/762,013 Dated Feb. 22, 2011.Applicant
- Notice of Allowance from Application No. 11/929,500 Dated Feb. 24, 2011.Applicant
- Notice of Allowance from Application No. 11/763,365 Dated Mar. 1, 2011.Applicant
- Final Office Action from Application No. 12/574,628 Dated Mar. 3, 2011.Applicant
- Final Office Action from Application No. 11/929,571 Dated Mar. 3, 2011.Applicant
- Notice of Allowance from Application No. 11/611,374 Dated Mar. 4, 2011.Applicant
- Notice of Allowance from Application No. 11/929,483 Dated Mar. 4, 2011.Applicant
- Notice of Allowance from Application No. 11/553,399 Dated Mar. 18, 2011.Applicant
- Final Office Action from Application No. 12/507,682 Dated Mar. 29, 2011.Applicant
- Non-Final Office Action from Application No. 11/929,403 Dated Mar. 31, 2011.Applicant
- Non-Final Office Action from Application No. 11/929,417 Dated Mar. 31, 2011.Applicant
- Office Action, including English translation, from co-pending Japanese application No. 2008-529353, Dated Jul. 31, 2012.Applicant
- Final Office Action from U.S. Appl. No. 13/315,933, Dated Aug. 24, 2012.Applicant
- Final Office Action from U.S. Appl. No. 13/276,212, Dated Aug. 30, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/367,182, Dated Aug. 31, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/461,420, Dated Sep. 5, 2012.Applicant
- Final Office Action from U.S. Appl. No. 13/280,251, Dated Sep. 12, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,225, Dated Sep. 17, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 12/508,496, Dated Sep. 17, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/672,921, Dated Oct. 1, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 12/057,306, Dated Oct. 10, 2012.Applicant
- Notice Allowance from U.S. Appl. No. 12/144,396, Dated Oct. 11, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/411,489, Dated Oct. 17, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/471,283, Dated Dec. 7, 2012.Applicant
- English translation of Office Action from co-pending Korean patent application No. KR1020087005172, dated Dec. 20, 2012.Applicant
- Office Action, including English translation, from co-pending Japanese application No. 2008-529353, Dated Dec. 27, 2012.Applicant
- Office Action from co-pending European patent application No. EP12150798, Dated Jan. 3, 2013.Applicant
- Final Office Action from U.S. Appl. No. 11/672,924, Dated Feb. 1, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/260,650, Dated Feb. 1, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/141,844, Dated Feb. 5, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,182 Dated Jun. 27, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,181 Dated Jun. 27, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/378,328 Dated Jul. 15, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/461,420 Dated Jul. 20, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/461,437 Dated Jul. 25, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/702,981 Dated Aug. 5, 2011.Applicant
- Notice of Allowability from U.S. Appl. No. 11/855,826 Dated Aug. 15, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/574,628 Dated Sep. 20, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Sep. 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,571 Dated Sep. 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,500 Dated Sep. 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Sep. 30, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/816,756 Dated Oct. 3, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/508,496 Dated Oct. 11, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/588,739 Dated Oct. 13, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Oct. 24, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,631 Dated Nov. 1, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Nov. 14, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Nov. 29, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/769,428 Dated Nov. 28, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/939,440 Dated Dec. 12, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/797,557 Dated Dec. 28, 2011.Applicant
- Office Action, including English translation, from co-pending Japanese application No. 2008-529353, Dated Jan. 10, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 12/838,896 Dated Jan. 18, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/929,655 Dated Jan. 19, 2012.Applicant
- Final Office Action from U.S. Appl. No. 12/378,328 Dated Feb. 3, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/672,921 Dated Feb. 16, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/672,924 Dated Feb. 16, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/929,225 Dated Feb. 16, 2012.Applicant
- International Search Report for Application No. EP12150807 Dated Feb. 16, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/828,181 Dated Feb. 23, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/461,520 Dated Feb. 29, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 12/574,628 Dated Mar. 6, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/276,212 Dated Mar. 15, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/343,612 Dated Mar. 29, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/939,440 Dated Mar. 30, 2012.Applicant
- European Search Report from co-pending European application No. 11194876.6-2212/2450798, Dated Apr. 12, 2012.Applicant
- European Search Report from co-pending European application No. 11194862.6-2212/2450800, Dated Apr. 12, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,636, Dated Apr. 17, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/858,518, Dated Apr. 17, 2012.Applicant
- European Search Report from co-pending European application No. 11194883.2-2212, Dated Apr. 27, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553/372, Dated May 3, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,631, Dated May 3, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/165,713, Dated May 22, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/144,396, Dated May 29, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/165,713, Dated May 31, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/280,251, Dated Jun. 12, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/855,805, Dated Jun. 14, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 13/473,827, Dated Feb. 15, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 12/378,328, Dated Feb. 27, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/536,093, Dated Mar. 1, 2013.Applicant
- Office Action from co-pending Japanese patent application No. 2012-132119, Dated Mar. 6, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 11/461,435, Dated Mar. 6, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 11/515,223, Dated Mar. 18, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/471,283, Dated Mar. 21, 2013.Applicant
- Extended European Search Report for co-pending European patent application No. EP12150807.1, dated Feb. 1, 2013, mailed Mar. 22, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/181,716, Dated Apr. 3, 2013.Applicant
- English translation of Office Action from co-pending Korean patent application No. KR1020087019582, Dated Mar. 13, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/618,246, Dated Apr. 23, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/182,234, Dated May 1, 2013.Applicant
- Final Office Action from U.S. Appl. No. 13/315,933, Dated May 3, 2013.Applicant
- English Translation of Office Action from co-pending Korean patent application No. 10-2013-7004006, Dated Apr. 12, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,793, Dated May 6, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,565, Dated May 24, 2013.Applicant
- Final Office Action from U.S. Appl. No. 11/929,225, Dated May 24, 2013.Applicant
- Final Office Action from U.S. Appl. No. 11/672,921, Dated May 24, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,631, Dated May 28, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/620,424, Dated May 29, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/341,844, Dated May 30, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/455,691, Dated Jun. 4, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,199, Dated Jun. 17, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,207, Dated Jun. 20, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,182, Dated Jun. 20, 2013.Applicant
- Final Office Action from U.S. Appl. No. 11/828,181, Dated Jun. 20, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/597,895, Dated Jun. 25, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,645, Dated Jun. 26, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/471,283, Dated Jun. 28, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/181,747, Dated Jul. 9, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 11/515,223, Dated Jul. 18, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/182,234, Dated Jul. 22, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/181,716, Dated Jul. 22, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,233, Dated Aug. 2, 2013.Applicant
- Final Office Action from U.S. Appl. No. 13/367,182, Dated Aug. 8, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/615,008, Dated Aug. 15, 2013.Applicant
- Notice of Allowance from U.S. Appl. No. 13/620,425, Dated Aug. 20, 2013.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/620,601, Dated Aug. 23, 2013.Applicant