US 7,590,796 B2Grant

System and method for power management in memory systems

Issue Date:2009-09-15

•20 Claims

•18 Drawing Sheets

Abstract

A memory circuit power management system and method are provided. In use, an interface circuit is in communication with a plurality of physical memory circuits and a system. The interface circuit is operable to interface the physical memory circuits and the system for simulating at least one virtual memory circuit with a first power behavior that is different from a second power behavior of the physical memory circuits.

Metadata

Assignee

MetaRAM, Inc.

Inventors

Suresh Natarajan Rajan
Keith R. Schakel
Michael John Sebastian Smith
David T. Wang
Frederick Daniel Weber

Application Information

Application Number:US 11/524,811

Filing Date:2006-09-20

Priority Date:2006-07-31

Art Unit:2824

Classifications

IPC:

G06F13/00

Patent Drawings (18 sheets)

Description

Related Application(s)

[0001] The present application is a continuation-in-part of an application filed Jul. 31, 2006 under application Ser. No. 11/461,439, which is incorporated herein by reference for all purposes. However, insofar as any definitions, information used for claim interpretation, etc. from the above parent application conflict with that set forth herein, such definitions, information, etc. in the present application should apply.

Field of the Invention

[0002] The present invention relates to memory, and more particularly to power management in multiple memory circuit systems.

Background

[0003] The memory capacity requirements of various systems are increasing rapidly. However, other industry trends such as higher memory bus speeds and small form factor machines, etc. are reducing the number of memory module slots in such systems. Thus, a need exists in the industry for larger capacity memory circuits to be used in such systems.

[0004] However, there is also a limit to the power that may be dissipated per unit volume in the space available to the memory circuits. As a result, large capacity memory modules may be limited in terms of power that the memory modules may dissipate, and/or limited in terms of the ability of power supply systems to deliver sufficient power to such memory modules. There is thus a need for overcoming these limitations and/or other problems associated with the prior art.

Summary

[0005] A memory circuit power management system and method are provided. In use, an interface circuit is in communication with a plurality of physical memory circuits and a system. The interface circuit is operable to interface the physical memory circuits and the system for simulating at least one virtual memory circuit with a first power behavior that is different from a second power behavior of the physical memory circuits.

Brief Description of the Drawings

[0006] FIG. 1 illustrates a multiple memory circuit framework, in accordance with one embodiment.

[0007] FIGS. 2A-E show a stack of dynamic random access memory (DRAM) circuits that utilize one or more interface circuits, in accordance with various embodiments.

[0008] FIGS. 3A-D show a memory module which uses dynamic random access memory (DRAM) circuits with various interface circuits, in accordance with different embodiments.

[0009] FIGS. 4A-E show a memory module which uses DRAM circuits with an advanced memory buffer (AMB) chip and various other interface circuits, in accordance with various embodiments.

[0010] FIG. 5 shows a system in which four 512 Mb DRAM circuits are mapped to a single 2 Gb DRAM circuit, in accordance with yet another embodiment.

[0011] FIG. 6 shows a memory system comprising FB-DIMM modules using DRAM circuits with AMB chips, in accordance with another embodiment.

Detailed Description

Power-Related Embodiments

[0012] FIG. 1 illustrates a multiple memory circuit framework 100, in accordance with one embodiment. As shown, included are an interface circuit 102, a plurality of memory circuits 104A, 104B, 104N, and a system 106. In the context of the present description, such memory circuits 104A, 104B, 104N may include any circuit capable of serving as memory.

[0013] For example, in various embodiments, at least one of the memory circuits 104A, 104B, 104N may include a monolithic memory circuit, a semiconductor die, a chip, a packaged memory circuit, or any other type of tangible memory circuit. In one embodiment, the memory circuits 104A, 104B, 104N may take the form of a dynamic random access memory (DRAM) circuit. Such DRAM may take any form including, but not limited to, synchronous DRAM (SDRAM), double data rate synchronous DRAM (DDR SDRAM, DDR2 SDRAM, DDR3 SDRAM, etc.), graphics double data rate DRAM (GDDR, GDDR2, GDDR3, etc.), quad data rate DRAM (QDR DRAM), RAMBUS XDR DRAM (XDR DRAM), fast page mode DRAM (FPM DRAM), video DRAM (VDRAM), extended data out DRAM (EDO DRAM), burst EDO RAM (BEDO DRAM), multibank DRAM (MDRAM), synchronous graphics RAM (SGRAM), and/or any other type of DRAM.

[0014] In another embodiment, at least one of the memory circuits 104A, 104B, 104N may include magnetic random access memory (MRAM), intelligent random access memory (IRAM), distributed network architecture (DNA) memory, window random access memory (WRAM), flash memory (e.g. NAND, NOR, etc.), pseudostatic random access memory (PSRAM), wetware memory, memory based on semiconductor, atomic, molecular, optical, organic, biological, chemical, or nanoscale technology, and/or any other type of volatile or nonvolatile, random or non-random access, serial or parallel access memory circuit.

[0015] Strictly as an option, the memory circuits 104A, 104B, 104N may or may not be positioned on at least one dual in-line memory module (DIMM) (not shown). In various embodiments, the DIMM may include a registered DIMM (R-DIMM), a small outline-DIMM (SO-DIMM), a fully buffered DIMM (FB-DIMM), an unbuffered DIMM (UDIMM), single inline memory module (SIMM), a MiniDIMM, a very low profile (VLP) R-DIMM, etc. In other embodiments, the memory circuits 104A, 104B, 104N may or may not be positioned on any type of material forming a substrate, card, module, sheet, fabric, board, carrier or other any other type of solid or flexible entity, form, or object. Of course, in other embodiments, the memory circuits 104A, 104B, 104N may or may not be positioned in or on any desired entity, form, or object for packaging purposes. Still yet, the memory circuits 104A, 104B, 104N may or may not be organized into ranks. Such ranks may refer to any arrangement of such memory circuits 104A, 104B, 104N on any of the foregoing entities, forms, objects, etc.

[0016] Further, in the context of the present description, the system 106 may include any system capable of requesting and/or initiating a process that results in an access of the memory circuits 104A, 104B, 104N. As an option, the system 106 may accomplish this utilizing a memory controller (not shown), or any other desired mechanism. In one embodiment, such system 106 may include a system in the form of a desktop computer, a lap-top computer, a server, a storage system, a networking system, a workstation, a personal digital assistant (PDA), a mobile phone, a television, a computer peripheral (e.g. printer, etc.), a consumer electronics system, a communication system, and/or any other software and/or hardware, for that matter.

[0017] The interface circuit 102 may, in the context of the present description, refer to any circuit capable of interfacing (e.g. communicating, buffering, etc.) with the memory circuits 104A, 104B, 104N and the system 106. For example, the interface circuit 102 may, in the context of different embodiments, include a circuit capable of directly (e.g. via wire, bus, connector, and/or any other direct communication medium, etc.) and/or indirectly (e.g. via wireless, optical, capacitive, electric field, magnetic field, electromagnetic field, and/or any other indirect communication medium, etc.) communicating with the memory circuits 104A, 104B, 104N and the system 106. In additional different embodiments, the communication may use a direct connection (e.g. point-to-point, single-drop bus, multi-drop bus, serial bus, parallel bus, link, and/or any other direct connection, etc.) or may use an indirect connection (e.g. through intermediate circuits, intermediate logic, an intermediate bus or busses, and/or any other indirect connection, etc.).

[0018] In additional optional embodiments, the interface circuit 102 may include one or more circuits, such as a buffer (e.g. buffer chip, etc.), register (e.g. register chip, etc.), advanced memory buffer (AMB) (e.g. AMB chip, etc.), a component positioned on at least one DIMM, etc. Moreover, the register may, in various embodiments, include a JEDEC Solid State Technology Association (known as JEDEC) standard register (a JEDEC register), a register with forwarding, storing, and/or buffering capabilities, etc. In various embodiments, the register chips, buffer chips, and/or any other interface circuit(s) 102 may be intelligent, that is, include logic that are capable of one or more functions such as gathering and/or storing information; inferring, predicting, and/or storing state and/or status; performing logical decisions; and/or performing operations on input signals, etc. In still other embodiments, the interface circuit 102 may optionally be manufactured in monolithic form, packaged form, printed form, and/or any other manufactured form of circuit, for that matter.

[0019] In still yet another embodiment, a plurality of the aforementioned interface circuits 102 may serve, in combination, to interface the memory circuits 104A, 104B, 104N and the system 106. Thus, in various embodiments, one, two, three, four, or more interface circuits 102 may be utilized for such interfacing purposes. In addition, multiple interface circuits 102 may be relatively configured or connected in any desired manner. For example, the interface circuits 102 may be configured or connected in parallel, serially, or in various combinations thereof. The multiple interface circuits 102 may use direct connections to each other, indirect connections to each other, or even a combination thereof. Furthermore, any number of the interface circuits 102 may be allocated to any number of the memory circuits 104A, 104B, 104N. In various other embodiments, each of the plurality of interface circuits 102 may be the same or different. Even still, the interface circuits 102 may share the same or similar interface tasks and/or perform different interface tasks.

[0020] While the memory circuits 104A, 104B, 104N, interface circuit 102, and system 106 are shown to be separate parts, it is contemplated that any of such parts (or portion(s) thereof) may be integrated in any desired manner. In various embodiments, such optional integration may involve simply packaging such parts together (e.g. stacking the parts to form a stack of DRAM circuits, a DRAM stack, a plurality of DRAM stacks, a hardware stack, where a stack may refer to any bundle, collection, or grouping of parts and/or circuits, etc.) and/or integrating them monolithically. Just by way of example, in one optional embodiment, at least one interface circuit 102 (or portion(s) thereof) may be packaged with at least one of the memory circuits 104A, 104B, 104N. Thus, a DRAM stack may or may not include at least one interface circuit (or portion(s) thereof). In other embodiments, different numbers of the interface circuit 102 (or portion(s) thereof) may be packaged together. Such different packaging arrangements, when employed, may optionally improve the utilization of a monolithic silicon implementation, for example.

[0021] The interface circuit 102 may be capable of various functionality, in the context of different embodiments. For example, in one optional embodiment, the interface circuit 102 may interface a plurality of signals 108 that are connected between the memory circuits 104A, 104B, 104N and the system 106. The signals may, for example, include address signals, data signals, control signals, enable signals, clock signals, reset signals, or any other signal used to operate or associated with the memory circuits, system, or interface circuit(s), etc. In some optional embodiments, the signals may be those that: use a direct connection, use an indirect connection, use a dedicated connection, may be encoded across several connections, and/or may be otherwise encoded (e.g. time-multiplexed, etc.) across one or more connections.

[0022] In one aspect of the present embodiment, the interfaced signals 108 may represent all of the signals that are connected between the memory circuits 104A, 104B, 104N and the system 106. In other aspects, at least a portion of signals 110 may use direct connections between the memory circuits 104A, 104B, 104N and the system 106. Moreover, the number of interfaced signals 108 (e.g. vs. a number of the signals that use direct connections 110, etc.) may vary such that the interfaced signals 108 may include at least a majority of the total number of signal connections between the memory circuits 104A, 104B, 104N and the system 106 (e.g. L>M, with L and M as shown in FIG. 1). In other embodiments, L may be less than or equal to M. In still other embodiments L and/or M may be zero.

[0023] In yet another embodiment, the interface circuit 102 may or may not be operable to interface a first number of memory circuits 104A, 104B, 104N and the system 106 for simulating a second number of memory circuits to the system 106. The first number of memory circuits 104A, 104B, 104N shall hereafter be referred to, where appropriate for clarification purposes, as the “physical” memory circuits or memory circuits, but are not limited to be so. Just by way of example, the physical memory circuits may include a single physical memory circuit. Further, the at least one simulated memory circuit seen by the system 106 shall hereafter be referred to, where appropriate for clarification purposes, as the at least one “virtual” memory circuit.

[0024] In still additional aspects of the present embodiment, the second number of virtual memory circuits may be more than, equal to, or less than the first number of physical memory circuits 104A, 104B, 104N. Just by way of example, the second number of virtual memory circuits may include a single memory circuit. Of course, however, any number of memory circuits may be simulated.

[0025] In the context of the present description, the term simulated may refer to any simulating, emulating, disguising, transforming, modifying, changing, altering, shaping, converting, etc., that results in at least one aspect of the memory circuits 104A, 104B, 104N appearing different to the system 106. In different embodiments, such aspect may include, for example, a number, a signal, a memory capacity, a timing, a latency, a design parameter, a logical interface, a control system, a property, a behavior (e.g. power behavior including, but not limited to a power consumption, current consumption, current waveform, power parameters, power metrics, any other aspect of power management or behavior, etc.), and/or any other aspect, for that matter.

[0026] In different embodiments, the simulation may be electrical in nature, logical in nature, protocol in nature, and/or performed in any other desired manner. For instance, in the context of electrical simulation, a number of pins, wires, signals, etc. may be simulated. In the context of logical simulation, a particular function or behavior may be simulated. In the context of protocol, a particular protocol (e.g. DDR3, etc.) may be simulated. Further, in the context of protocol, the simulation may effect conversion between different protocols (e.g. DDR2 and DDR3) or may effect conversion between different versions of the same protocol (e.g. conversion of 4-4-4 DDR2 to 6-6-6 DDR2).

[0027] During use, in accordance with one optional power management embodiment, the interface circuit 102 may or may not be operable to interface the memory circuits 104A, 104B, 104N and the system 106 for simulating at least one virtual memory circuit, where the virtual memory circuit includes at least one aspect that is different from at least one aspect of one or more of the physical memory circuits 104A, 104B, 104N. Such aspect may, in one embodiment, include power behavior (e.g. a power consumption, current consumption, current waveform, any other aspect of power management or behavior, etc.). Specifically, in such embodiment, the interface circuit 102 is operable to interface the physical memory circuits 104A, 104B, 104N and the system 106 for simulating at least one virtual memory circuit with a first power behavior that is different from a second power behavior of the physical memory circuits 104A, 104B, 104N. Such power behavior simulation may effect or result in a reduction or other modification of average power consumption, reduction or other modification of peak power consumption or other measure of power consumption, reduction or other modification of peak current consumption or other measure of current consumption, and/or modification of other power behavior (e.g. parameters, metrics, etc.). In one embodiment, such power behavior simulation may be provided by the interface circuit 102 performing various power management.

[0028] In another power management embodiment, the interface circuit 102 may perform a power management operation in association with only a portion of the memory circuits. In the context of the present description, a portion of memory circuits may refer to any row, column, page, bank, rank, sub-row, sub-column, sub-page, sub-bank, sub-rank, any other subdivision thereof, and/or any other portion or portions of one or more memory circuits. Thus, in an embodiment where multiple memory circuits exist, such portion may even refer to an entire one or more memory circuits (which may be deemed a portion of such multiple memory circuits, etc.). Of course, again, the portion of memory circuits may refer to any portion or portions of one or more memory circuits. This applies to both physical and virtual memory circuits.

[0029] In various additional power management embodiments, the power management operation may be performed by the interface circuit 102 during a latency associated with one or more commands directed to at least a portion of the plurality of memory circuits 104A, 104B, 104N. In the context of the present description, such command(s) may refer to any control signal (e.g. one or more address signals; one or more data signals; a combination of one or more control signals; a sequence of one or more control signals; a signal associated with an activate (or active) operation, precharge operation, write operation, read operation, a mode register write operation, a mode register read operation, a refresh operation, or other encoded or direct operation, command or control signal; etc.). In one optional embodiment where the interface circuit 102 is further operable for simulating at least one virtual memory circuit, such virtual memory circuit(s) may include a first latency that is different than a second latency associated with at least one of the plurality of memory circuits 104A, 104B, 104N. In use, such first latency may be used to accommodate the power management operation.

[0030] Yet another embodiment is contemplated where the interface circuit 102 performs the power management operation in association with at least a portion of the memory circuits, in an autonomous manner. Such autonomous performance refers to the ability of the interface circuit 102 to perform the power management operation without necessarily requiring the receipt of an associated power management command from the system 106.

[0031] In still additional embodiments, interface circuit 102 may receive a first number of power management signals from the system 106 and may communicate a second number of power management signals that is the same or different from the first number of power management signals to at least a portion of the memory circuits 104A, 104B, 104N. In the context of the present description, such power management signals may refer to any signal associated with power management, examples of which will be set forth hereinafter during the description of other embodiments. In still another embodiment, the second number of power management signals may be utilized to perform power management of the portion(s) of memory circuits in a manner that is independent from each other and/or independent from the first number of power management signals received from the system 106 (which may or may not also be utilized in a manner that is independent from each other). In even still yet another embodiment where the interface circuit 102 is further operable for simulating at least one virtual memory circuit, a number of the aforementioned ranks (seen by the system 106) may be less than the first number of power management signals.

[0032] In other power management embodiments, the interface circuit 102 may be capable of a power management operation that takes the form of a power saving operation. In the context of the present description, the term power saving operation may refer to any operation that results in at least some power savings.

[0033] It should be noted that various power management operation embodiments, power management signal embodiments, simulation embodiments (and any other embodiments, for that matter) may or may not be used in conjunction with each other, as well as the various different embodiments that will hereinafter be described. To this end, more illustrative information will now be set forth regarding optional functionality/architecture of different embodiments which may or may not be implemented in the context of such interface circuit 102 and the related components of FIG. 1, per the desires of the user. It should be strongly noted that the following information is set forth for illustrative purposes and should not be construed as limiting in any manner. For example, any of the following features may be optionally incorporated with or without the other features described.

Additional Power Management Embodiments

[0034] In one exemplary power management embodiment, the aforementioned simulation of a different power behavior may be achieved utilizing a power saving operation.

[0035] In one such embodiment, the power management, power behavior simulation, and thus the power saving operation may optionally include applying a power saving command to one or more memory circuits based on at least one state of one or more memory circuits. Such power saving command may include, for example, initiating a power down operation applied to one or more memory circuits. Further, such state may depend on identification of the current, past or predictable future status of one or more memory circuits, a predetermined combination of commands issued to the one or more memory circuits, a predetermined pattern of commands issued to the one or more memory circuits, a predetermined absence of commands issued to the one or more memory circuits, any command(s) issued to the one or more memory circuits, and/or any command(s) issued to one or more memory circuits other than the one or more memory circuits. In the context of the present description, such status may refer to any property of the memory circuit that may be monitored, stored, and/or predicted.

[0036] For example, at least one of a plurality of memory circuits may be identified that is not currently being accessed by the system. Such status identification may involve determining whether a portion(s) is being accessed in at least one of the plurality of memory circuits. Of course, any other technique may be used that results in the identification of at least one of the memory circuits (or portion(s) thereof) that is not being accessed, e.g. in a non-accessed state. In other embodiments, other such states may be detected or identified and used for power management.

[0037] In response to the identification of a memory circuit in a non-accessed state, a power saving operation may be initiated in association with the non-accessed memory circuit (or portion thereof). In one optional embodiment, such power saving operation may involve a power down operation (e.g. entry into a precharge power down mode, as opposed to an exit therefrom, etc.). As an option, such power saving operation may be initiated utilizing (e.g. in response to, etc.) a power management signal including, but not limited to a clock enable signal (CKE), chip select signal, in combination with other signals and optionally commands. In other embodiments, use of a non-power management signal (e.g. control signal, etc.) is similarly contemplated for initiating the power saving operation. Of course, however, it should be noted that anything that results in modification of the power behavior may be employed in the context of the present embodiment.

[0038] As mentioned earlier, the interface circuit may be operable to interface the memory circuits and the system for simulating at least one virtual memory circuit, where the virtual memory circuit includes at least one aspect that is different from at least one aspect of one or more of the physical memory circuits. In different embodiments, such aspect may include, for example, a signal, a memory capacity, a timing, a logical interface, etc. As an option, one or more of such aspects may be simulated for supporting a power management operation.

[0039] For example, the simulated timing, as described above, may include a simulated latency (e.g. time delay, etc.). In particular, such simulated latency may include a column address strobe (CAS) latency (e.g. a latency associated with accessing a column of data). Still yet, the simulated latency may include a row address to column address latency (tRCD). Thus, the latency may be that between the row address strobe (RAS) and CAS.

[0040] In addition, the simulated latency may include a row precharge latency (tRP). The tRP may include the latency to terminate access to an open row. Further, the simulated latency may include an activate to precharge latency (tRAS). The tRAS may include the latency between an activate operation and a precharge operation. Furthermore, the simulated latency may include a row cycle time (tRC). The tRC may include the latency between consecutive activate operations to the same bank of a DRAM circuit. In some embodiments, the simulated latency may include a read latency, write latency, or latency associated with any other operation(s), command(s), or combination or sequence of operations or commands. In other embodiments, the simulated latency may include simulation of any latency parameter that corresponds to the time between two events.

[0041] For example, in one exemplary embodiment using simulated latency, a first interface circuit may delay address and control signals for certain operations or commands by a clock cycles. In various embodiments where the first interface circuit is operating as a register or may include a register, a may not necessarily include the register delay (which is typically a one clock cycle delay through a JEDEC register). Also in the present exemplary embodiment, a second interface circuit may delay data signals by d clock cycles. It should be noted that the first and second interface circuits may be the same or different circuits or components in various embodiments. Further, the delays a and d may or may not be different for different memory circuits. In other embodiments, the delays a and d may apply to address and/or control and/or data signals. In alternative embodiments, the delays a and d may not be integer or even constant multiples of the clock cycle and may be less than one clock cycle or zero.

[0042] The cumulative delay through the interface circuits (e.g. the sum of the first delay a of the address and control signals through the first interface circuit and the second delay d of the data signals through the second interface circuit) may be j clock cycles (e.g. j=a+d). Thus, in a DRAM-specific embodiment, in order to make the delays a and d transparent to the memory controller, the interface circuits may make the stack of DRAM circuits appear to a memory controller (or any other component, system, or part(s) of a system) as one (or more) larger capacity virtual DRAM circuits with a read latency of i+j clocks, where i is the inherent read latency of the physical DRAM circuits.

[0043] To this end, the interface circuits may be operable for simulating at least one virtual memory circuit with a first latency that may be different (e.g. equal, longer, shorter, etc.) than a second latency of at least one of the physical memory circuits. The interface circuits may thus have the ability to simulate virtual DRAM circuits with a possibly different (e.g. increased, decreased, equal, etc.) read or other latency to the system, thus making transparent the delay of some or all of the address, control, clock, enable, and data signals through the interface circuits. This simulated aspect, in turn, may be used to accommodate power management of the DRAM circuits. More information regarding such use will be set forth hereinafter in greater detail during reference to different embodiments outlined in subsequent figures.

[0044] In still another embodiment, the interface circuit may be operable to receive a signal from the system and communicate the signal to at least one of the memory circuits after a delay. The signal may refer to one of more of a control signal, a data signal, a clock signal, an enable signal, a reset signal, a logical or physical signal, a combination or pattern of such signals, or a sequence of such signals, and/or any other signal for that matter. In various embodiments, such delay may be fixed or variable (e.g. a function of a current signal, and/or a previous signal, and/or a signal that will be communicated, after a delay, at a future time, etc.). In still other embodiments, the interface circuit may be operable to receive one or more signals from at least one of the memory circuits and communicate the signal(s) to the system after a delay.

[0045] As an option, the signal delay may include a cumulative delay associated with one or more of the aforementioned signals. Even still, the signal delay may result in a time shift of the signal (e.g. forward and/or back in time) with respect to other signals. Of course, such forward and backward time shift may or may not be equal in magnitude.

[0046] In one embodiment, the time shifting may be accomplished utilizing a plurality of delay functions which each apply a different delay to a different signal. In still additional embodiments, the aforementioned time shifting may be coordinated among multiple signals such that different signals are subject to shifts with different relative directions/magnitudes. For example, such time shifting may be performed in an organized manner. Yet again, more information regarding such use of delay in the context of power management will be set forth hereinafter in greater detail during reference to subsequent figures.

Embodiments with Varying Physical Stack Arrangements

[0047] FIGS. 2A-E show a stack of DRAM circuits 200 that utilize one or more interface circuits, in accordance with various embodiments. As an option, the stack of DRAM circuits 200 may be implemented in the context of the architecture of FIG. 1. Of course, however, the stack of DRAM circuits 200 may be implemented in any other desired environment (e.g. using other memory types, using different memory types within a stack, etc.). It should also be noted that the aforementioned definitions may apply during the present description.

[0048] As shown in FIGS. 2A-E, one or more interface circuits 202 may be placed electrically between an electronic system 204 and a stack of DRAM circuits 206A-D. Thus the interface circuits 202 electrically sit between the electronic system 204 and the stack of DRAM circuits 206A-D. In the context of the present description, the interface circuit(s) 202 may include any interface circuit that meets the definition set forth during reference to FIG. 1.

[0049] In the present embodiment, the interface circuit(s) 202 may be capable of interfacing (e.g. buffering, etc.) the stack of DRAM circuits 206A-D to electrically and/or logically resemble at least one larger capacity virtual DRAM circuit to the system 204. Thus, a stack or buffered stack may be utilized. In this way, the stack of DRAM circuits 206A-D may appear as a smaller quantity of larger capacity virtual DRAM circuits to the system 204.

[0050] Just by way of example, the stack of DRAM circuits 206A-D may include eight 512 Mb DRAM circuits. Thus, the interface circuit(s) 202 may buffer the stack of eight 512 Mb DRAM circuits to resemble a single 4 Gb virtual DRAM circuit to a memory controller (not shown) of the associated system 204. In another example, the interface circuit(s) 202 may buffer the stack of eight 512 Mb DRAM circuits to resemble two 2 Gb virtual DRAM circuits to a memory controller of an associated system 204.

[0051] Furthermore, the stack of DRAM circuits 206A-D may include any number of DRAM circuits. Just by way of example, the interface circuit(s) 202 may be connected to 1, 2, 4, 8 or more DRAM circuits 206A-D. In alternate embodiments, to permit data integrity storage or for other reasons, the interface circuit(s) 202 may be connected to an odd number of DRAM circuits 206A-D. Additionally, the DRAM circuits 206A-D may be arranged in a single stack. Of course, however, the DRAM circuits 206A-D may also be arranged in a plurality of stacks

[0052] The DRAM circuits 206A-D may be arranged on, located on, or connected to a single side of the interface circuit(s) 202, as shown in FIGS. 2A-D. As another option, the DRAM circuits 206A-D may be arranged on, located on, or connected to both sides of the interface circuit(s) 202 shown in FIG. 2E. Just by way of example, the interface circuit(s) 202 may be connected to 16 DRAM circuits with 8 DRAM circuits on either side of the interface circuit(s) 202, where the 8 DRAM circuits on each side of the interface circuit(s) 202 are arranged in two stacks of four DRAM circuits. In other embodiments, other arrangements and numbers of DRAM circuits are possible (e.g. to implement error-correction coding, ECC, etc.)

[0053] The interface circuit(s) 202 may optionally be a part of the stack of DRAM circuits 206A-D. Of course, however, interface circuit(s) 202 may also be separate from the stack of DRAM circuits 206A-D. In addition, interface circuit(s) 202 may be physically located anywhere in the stack of DRAM circuits 206A-D, where such interface circuit(s) 202 electrically sits between the electronic system 204 and the stack of DRAM circuits 206A-D.

[0054] In one embodiment, the interface circuit(s) 202 may be located at the bottom of the stack of DRAM circuits 206A-D (e.g. the bottom-most circuit in the stack) as shown in FIGS. 2A-2D. As another option, and as shown in FIG. 2E, the interface circuit(s) 202 may be located in the middle of the stack of DRAM circuits 206A-D. As still yet another option, the interface circuit(s) 202 may be located at the top of the stack of DRAM circuits 206A-D (e.g. the top-most circuit in the stack). Of course, however, the interface circuit(s) 202 may also be located anywhere between the two extremities of the stack of DRAM circuits 206A-D. In alternate embodiments, the interface circuit(s) 202 may not be in the stack of DRAM circuits 206A-D and may be located in a separate package(s).

[0055] The electrical connections between the interface circuit(s) 202 and the stack of DRAM circuits 206A-D may be configured in any desired manner. In one optional embodiment, address, control (e.g. command, etc.), and clock signals may be common to all DRAM circuits 206A-D in the stack (e.g. using one common bus). As another option, there may be multiple address, control and clock busses.

[0056] As yet another option, there may be individual address, control and clock busses to each DRAM circuit 206A-D. Similarly, data signals may be wired as one common bus, several busses, or as an individual bus to each DRAM circuit 206A-D. Of course, it should be noted that any combinations of such configurations may also be utilized.

[0057] For example, as shown in FIG. 2A, the DRAM circuits 206A-D may have one common address, control and clock bus 208 with individual data busses 210. In another example, as shown in FIG. 2B, the DRAM circuits 206A-D may have two address, control and clock busses 208 along with two data busses 210. In still yet another example, as shown in FIG. 2C, the DRAM circuits 206A-D may have one address, control and clock bus 208 together with two data busses 210. In addition, as shown in FIG. 2D, the DRAM circuits 206A-D may have one common address, control and clock bus 208 and one common data bus 210. It should be noted that any other permutations and combinations of such address, control, clock and data buses may be utilized.

[0058] In one embodiment, the interface circuit(s) 202 may be split into several chips that, in combination, perform power management functions. Such power management functions may optionally introduce a delay in various signals.

[0059] For example, there may be a single register chip that electrically sits between a memory controller and a number of stacks of DRAM circuits. The register chip may, for example, perform the signaling to the DRAM circuits. Such register chip may be connected electrically to a number of other interface circuits that sit electrically between the register chip and the stacks of DRAM circuits. Such interface circuits in the stacks of DRAM circuits may then perform the aforementioned delay, as needed.

[0060] In another embodiment, there may be no need for an interface circuit in each DRAM stack. In particular, the register chip may perform the signaling to the DRAM circuits directly. In yet another embodiment, there may be no need for a stack of DRAM circuits. Thus each stack may be a single memory (e.g. DRAM) circuit. In other implementations, combinations of the above implementations may be used. Just by way of example, register chips may be used in combination with other interface circuits, or registers may be utilized alone.

[0061] More information regarding the verification that a simulated DRAM circuit including any address, data, control and clock configurations behaves according to a desired DRAM standard or other design specification will be set forth hereinafter in greater detail.

Additional Embodiments with Different Physical Memory Module Arrangements

[0062] FIGS. 3A-D show a memory module 300 which uses DRAM circuits or stacks of DRAM circuits (e.g. DRAM stacks) with various interface circuits, in accordance with different embodiments. As an option, the memory module 300 may be implemented in the context of the architecture and environment of FIGS. 1 and/or 2. Of course, however, the memory module 300 may be implemented in any desired environment. It should also be noted that the aforementioned definitions may apply during the present description.

[0063] FIG. 3A shows two register chips 304 driving address and control signals to DRAM circuits 302. The DRAM circuits 302 may send/receive data signals to and/or from a system (e.g. memory controller) using the DRAM data bus, as shown.

[0064] FIG. 3B shows one register chip 304 driving address and control signals to DRAM circuits 302. Thus, one, two, three, or more register chips 304 may be utilized, in various embodiments.

[0065] FIG. 3C shows register chips 304 driving address and control signals to DRAM circuits 302 and/or intelligent interface circuits 303. In addition, the DRAM data bus is connected to the intelligent interface circuits 303 (not shown explicitly). Of course, as described herein, and illustrated in FIGS. 3A and 3B, one, two, three or more register chips 304 may be used. Furthermore, this figure illustrates that the register chip(s) 304 may drive some, all, or none of the control and/or address signals to intelligent interface circuits 303.

[0066] FIG. 3D shows register chips 304 driving address and control signals to the DRAM circuits 302 and/or intelligent interface circuits 303. Furthermore, this figure illustrates that the register chip(s) 304 may drive some, all, or none of the control and/or address signals to intelligent interface circuits 303. Again, the DRAM data bus is connected to the intelligent interface circuits 303. Additionally, this figure illustrates that either one (in the case of DRAM stack 306) or two (in the case of the other DRAM stacks 302) stacks of DRAM circuits 302 may be associated with a single intelligent interface circuit 303.

[0067] Of course, however, any number of stacks of DRAM circuits 302 may be associated with each intelligent interface circuit 303. As another option, an AMB chip may be utilized with an FB-DIMM, as will be described in more detail with respect to FIGS. 4A-E.

[0068] FIGS. 4A-E show a memory module 400 which uses DRAM circuits or stacks of DRAM circuits (e.g. DRAM stacks) 402 with an AMB chip 404, in accordance with various embodiments. As an option, the memory module 400 may be implemented in the context of the architecture and environment of FIGS. 1-3. Of course, however, the memory module 400 may be implemented in any desired environment. It should also be noted that the aforementioned definitions may apply during the present description.

[0069] FIG. 4A shows the AMB chip 404 driving address and control signals to the DRAM circuits 402. In addition, the AMB chip 404 sends/receives data to/from the DRAM circuits 402.

[0070] FIG. 4B shows the AMB chip 404 driving address and control signals to a register 406. In turn, the register 406 may drive address and control signals to the DRAM circuits 402. The DRAM circuits send/receive data to/from the AMB. Moreover, a DRAM data bus may be connected to the AMB chip 404.

[0071] FIG. 4C shows the AMB chip 404 driving address and control to the register 406. In turn, the register 406 may drive address and control signals to the DRAM circuits 402 and/or the intelligent interface circuits 403. This figure illustrates that the register 406 may drive zero, one, or more address and/or control signals to one or more intelligent interface circuits 403. Further, each DRAM data bus is connected to the interface circuit 403 (not shown explicitly). The intelligent interface circuit data bus is connected to the AMB chip 404. The AMB data bus is connected to the system.

[0072] FIG. 4D shows the AMB chip 404 driving address and/or control signals to the DRAM circuits 402 and/or the intelligent interface circuits 403. This figure illustrates that the AMB chip 404 may drive zero, one, or more address and/or control signals to one or more intelligent interface circuits 403. Moreover, each DRAM data bus is connected to the intelligent interface circuits 403 (not shown explicitly). The intelligent interface circuit data bus is connected to the AMB chip 404. The AMB data bus is connected to the system.

[0073] FIG. 4E shows the AMB chip 404 driving address and control to one or more intelligent interface circuits 403. The intelligent interface circuits 403 then drive address and control to each DRAM circuit 402 (not shown explicitly). Moreover, each DRAM data bus is connected to the intelligent interface circuits 403 (also not shown explicitly). The intelligent interface circuit data bus is connected to the AMB chip 404 The AMB data bus is connected to the system.

[0074] In other embodiments, combinations of the above implementations as shown in FIGS. 4A-E may be utilized. Just by way of example, one or more register chips may be utilized in conjunction with the intelligent interface circuits. In other embodiments, register chips may be utilized alone and/or with or without stacks of DRAM circuits.

[0075] FIG. 5 shows a system 500 in which four 512 Mb DRAM circuits appear, through simulation, as (e.g. mapped to) a single 2 Gb virtual DRAM circuit, in accordance with yet another embodiment. As an option, the system 500 may be implemented in the context of the architecture and environment of FIGS. 1-4. Of course, however, the system 500 may be implemented in any desired environment. It should also be noted that the aforementioned definitions may apply during the present description.

[0076] As shown in FIG. 5, a stack of memory circuits that is interfaced by the interface circuit for the purpose of simulation (e.g. a buffered stack) may include four 512 Mb physical DRAM circuits 502A-D that appear to a memory controller as a single 2 Gb virtual DRAM circuit. In different embodiments, the buffered stack may include various numbers of physical DRAM circuits including two, four, eight, sixteen or even more physical DRAM circuits that appear to the memory controller as a single larger capacity virtual DRAM circuit or multiple larger capacity virtual DRAM circuits. In addition, the number of physical DRAM circuits in the buffered stack may be an odd number. For example, an odd number of circuits may be used to provide data redundancy or data checking or other features.

[0077] Also, one or more control signals (e.g. power management signals) 506 may be connected between the interface circuit 504 and the DRAM circuits 502A-D in the stack. The interface circuit 504 may be connected to a control signal (e.g. power management signal) 508 from the system, where the system uses the control signal 508 to control one aspect (e.g. power behavior) of the 2 Gb virtual DRAM circuit in the stack. The interface circuit 504 may control the one aspect (e.g. power behavior) of all the DRAM circuits 502A-D in response to a control signal 508 from the system to the 2 Gb virtual DRAM circuit. The interface circuit 504 may also, using control signals 506, control the one aspect (e.g. power behavior) of one or more of the DRAM circuits 502A-D in the stack in the absence of a control signal 508 from the system to the 2 Gb virtual DRAM circuit.

[0078] The buffered stacks 500 may also be used in combination together on a DIMM such that the DIMM appears to the memory controller as a larger capacity DIMM. The buffered stacks may be arranged in one or more ranks on the DIMM. All the virtual DRAM circuits on the DIMM that respond in parallel to a control signal 508 (e.g. chip select signal, clock enable signal, etc.) from the memory controller belong to a single rank. However, the interface circuit 504 may use a plurality of control signals 506 instead of control signal 508 to control DRAM circuits 502A-D. The interface circuit 504 may use all the control signals 506 in parallel in response to the control signal 508 to do power management of the DRAM circuits 502A-D in one example. In another example, the interface circuit 504 may use at least one but not all the control signals 506 in response to the control signal 508 to do power management of the DRAM circuits 502A-D. In yet another example, the interface circuit 504 may use at least one control signal 506 in the absence of the control signal 508 to do power management of the DRAM circuits 502A-D.

[0079] More information regarding the verification that a memory module including DRAM circuits with various interface circuits behave according to a desired DRAM standard or other design specification will be set forth hereinafter in greater detail.

DRAM Bank Configuration Embodiments

[0080] The number of banks per DRAM circuit may be defined by JEDEC standards for many DRAM circuit technologies. In various embodiments, there may be different configurations that use different mappings between the physical DRAM circuits in a stack and the banks in each virtual DRAM circuit seen by the memory controller. In each configuration, multiple physical DRAM circuits 502A-D may be stacked and interfaced by an interface circuit 504 and may appear as at least one larger capacity virtual DRAM circuit to the memory controller. Just by way of example, the stack may include four 512 Mb DDR2 physical SDRAM circuits that appear to the memory controller as a single 2 Gb virtual DDR2 SDRAM circuit.

[0081] In one optional embodiment, each bank of a virtual DRAM circuit seen by the memory controller may correspond to a portion of a physical DRAM circuit. That is, each physical DRAM circuit may be mapped to multiple banks of a virtual DRAM circuit. For example, in one embodiment, four 512 Mb DDR2 physical SDRAM circuits through simulation may appear to the memory controller as a single 2 Gb virtual DDR2 SDRAM circuit. A 2 Gb DDR2 SDRAM may have eight banks as specified by the JEDEC standards. Therefore, in this embodiment, the interface circuit 504 may map each 512 Mb physical DRAM circuit to two banks of the 2 Gb virtual DRAM. Thus, in the context of the present embodiment, a one-circuit-to-many-bank configuration (one physical DRAM circuit to many banks of a virtual DRAM circuit) may be utilized.

[0082] In another embodiment, each physical DRAM circuit may be mapped to a single bank of a virtual DRAM circuit. For example, eight 512 Mb DDR2 physical SDRAM circuits may appear to the memory controller, through simulation, as a single 4 Gb virtual DDR2 SDRAM circuit. A 4 Gb DDR2 SDRAM may have eight banks as specified by the JEDEC standards. Therefore, the interface circuit 504 may map each 512 Mb physical DRAM circuit to a single bank of the 4 Gb virtual DRAM. In this way, a one-circuit-to-one-bank configuration (one physical DRAM circuit to one bank of a virtual DRAM circuit) may be utilized.

[0083] In yet another embodiment, a plurality of physical DRAM circuits may be mapped to a single bank of a virtual DRAM circuit. For example, sixteen 256 Mb DDR2 physical SDRAM circuits may appear to the memory controller, through simulation, as a single 4 Gb virtual DDR2 SDRAM circuit. A 4 Gb DDR2 SDRAM circuit may be specified by JEDEC to have eight banks, such that each bank of the 4 Gb DDR2 SDRAM circuit may be 512 Mb. Thus, two of the 256 Mb DDR2 physical SDRAM circuits may be mapped by the interface circuit 504 to a single bank of the 4 Gb virtual DDR2 SDRAM circuit seen by the memory controller. Accordingly, a many-circuit-to-one-bank configuration (many physical DRAM circuits to one bank of a virtual DRAM circuit) may be utilized.

[0084] Thus, in the above described embodiments, multiple physical DRAM circuits 502A-D in the stack may be buffered by the interface circuit 504 and may appear as at least one larger capacity virtual DRAM circuit to the memory controller. Just by way of example, the buffered stack may include four 512 Mb DDR2 physical SDRAM circuits that appear to the memory controller as a single 2 Gb DDR2 virtual SDRAM circuit. In normal operation, the combined power dissipation of all four DRAM circuits 502A-D in the stack when they are active may be higher than the power dissipation of a monolithic (e.g. constructed without stacks) 2 Gb DDR2 SDRAM.

[0085] In general, the power dissipation of a DIMM constructed from buffered stacks may be much higher than a DIMM constructed without buffered stacks. Thus, for example, a DIMM containing multiple buffered stacks may dissipate much more power than a standard DIMM built using monolithic DRAM circuits. However, power management may be utilized to reduce the power dissipation of DIMMs that contain buffered stacks of DRAM circuits. Although the examples described herein focus on power management of buffered stacks of DRAM circuits, techniques and methods described apply equally well to DIMMs that are constructed without stacking the DRAM circuits (e.g. a stack of one DRAM circuit) as well as stacks that may not require buffering.

Embodiments Involving DRAM Power Management Latencies

[0086] In various embodiments, power management schemes may be utilized for one-circuit-to-many-bank, one-circuit-to-one-bank, and many-circuit-to-one-bank configurations. Memory (e.g. DRAM) circuits may provide external control inputs for power management. In DDR2 SDRAM, for example, power management may be initiated using the CKE and chip select (CS#) inputs and optionally in combination with a command to place the DDR2 SDRAM in various power down modes.

[0087] Four power saving modes for DDR2 SDRAM may be utilized, in accordance with various different embodiments (or even in combination, in other embodiments). In particular, two active power down modes, precharge power down mode, and self-refresh mode may be utilized. If CKE is de-asserted while CS# is asserted, the DDR2 SDRAM may enter an active or precharge power down mode. If CKE is de-asserted while CS# is asserted in combination with the refresh command, the DDR2 SDRAM may enter the self refresh mode.

[0088] If power down occurs when there are no rows active in any bank, the DDR2 SDRAM may enter precharge power down mode. If power down occurs when there is a row active in any bank, the DDR2 SDRAM may enter one of the two active power down modes. The two active power down modes may include fast exit active power down mode or slow exit active power down mode.

[0089] The selection of fast exit mode or slow exit mode may be determined by the configuration of a mode register. The maximum duration for either the active power down mode or the precharge power down mode may be limited by the refresh requirements of the DDR2 SDRAM and may further be equal to tRFC(MAX).

[0090] DDR2 SDRAMs may require CKE to remain stable for a minimum time of tCKE(MIN). DDR2 SDRAMs may also require a minimum time of tXP(MIN) between exiting precharge power down mode or active power down mode and a subsequent non-read command. Furthermore, DDR2 SDRAMs may also require a minimum time of tXARD(MIN) between exiting active power down mode (e.g. fast exit) and a subsequent read command. Similarly, DDR2 SDRAMs may require a minimum time of tXARDS(MIN) between exiting active power down mode (e.g. slow exit) and a subsequent read command.

[0091] Just by way of example, power management for a DDR2 SDRAM may require that the SDRAM remain in a power down mode for a minimum of three clock cycles [e.g. tCKE(MIN)=3 clocks]. Thus, the SDRAM may require a power down entry latency of three clock cycles.

[0092] Also as an example, a DDR2 SDRAM may also require a minimum of two clock cycles between exiting a power down mode and a subsequent command [e.g. tXP(MIN)=2 clock cycles; tXARD(MIN)=2 clock cycles]. Thus, the SDRAM may require a power down exit latency of two clock cycles.

[0093] Of course, for other DRAM or memory technologies, the power down entry latency and power down exit latency may be different, but this does not necessarily affect the operation of power management described here.

[0094] Accordingly, in the case of DDR2 SDRAM, a minimum total of five clock cycles may be required to enter and then immediately exit a power down mode (e.g. three cycles to satisfy tCKE(min) due to entry latency plus two cycles to satisfy tXP(MIN) or tXARD(MIN) due to exit latency). These five clock cycles may be hidden from the memory controller if power management is not being performed by the controller itself. Of course, it should be noted that other restrictions on the timing of entry and exit from the various power down modes may exist.

[0095] In one exemplary embodiment, the minimum power down entry latency for a DRAM circuit may be n clocks. In addition, in the case of DDR2, n=3, three cycles may be required to satisfy tCKE(MIN). Also, the minimum power down exit latency of a DRAM circuit may be x clocks. In the case of DDR2, x=2, two cycles may be required to satisfy tXP(MIN) and tXARD(MIN). Thus, the power management latency of a DRAM circuit in the present exemplary embodiment may require a minimum of k=n+x clocks for the DRAM circuit to enter power down mode and exit from power down mode. (e.g. DDR2, k=3+2=5 clock cycles).

DRAM Command Operation Period Embodiments

[0096] DRAM operations such as precharge or activate may require a certain period of time to complete. During this time, the DRAM, or portion(s) thereof (e.g. bank, etc.) to which the operation is directed may be unable to perform another operation. For example, a precharge operation in a bank of a DRAM circuit may require a certain period of time to complete (specified as tRP for DDR2).

[0097] During tRP and after a precharge operation has been initiated, the memory controller may not necessarily be allowed to direct another operation (e.g. activate, etc.) to the same bank of the DRAM circuit. The period of time between the initiation of an operation and the completion of that operation may thus be a command operation period. Thus, the memory controller may not necessarily be allowed to direct another operation to a particular DRAM circuit or portion thereof during a command operation period of various commands or operations. For example, the command operation period of a precharge operation or command may be equal to tRP. As another example, the command operation period of an activate command may be equal to tRCD.

[0098] In general, the command operation period need not be limited to a single command. A command operation period can also be defined for a sequence, combination, or pattern of commands. The power management schemes described herein thus need not be limited to a single command and associated command operation period; the schemes may equally be applied to sequences, patterns, and combinations of commands. It should also be noted that a command may have a first command operation period in a DRAM circuit to which the command is directed to, and also have a second command operation period in another DRAM circuit to which the command is not directed to. The first and second command operation periods need not be the same. In addition, a command may have different command operation periods in different mappings of physical DRAM circuits to the banks of a virtual DRAM circuit, and also under different conditions.

[0099] It should be noted that the command operation periods may be specified in nanoseconds. For example, tRP may be specified in nanoseconds, and may vary according to the speed grade of a DRAM circuit. Furthermore, tRP may be defined in JEDEC standards (e.g. currently JEDEC Standard No. 21-C for DDR2 SDRAM). Thus, tRP may be measured as an integer number of clock cycles. Optionally, the tRP may not necessarily be specified to be an exact number clock cycles. For DDR2 SDRAMs, the minimum value of tRP may be equivalent to three clock cycles or more.

[0100] In additional exemplary embodiments, power management schemes may be based on an interface circuit identifying at least one memory (e.g. DRAM, etc.) circuit that is not currently being accessed by the system. In response to the identification of the at least one memory circuit, a power saving operation may be initiated in association with the at least one memory circuit.

[0101] In one embodiment, such power saving operation may involve a power down operation, and in particular, a precharge power down operation, using the CKE pin of the DRAM circuits (e.g. a CKE power management scheme). Other similar power management schemes using other power down control methods and power down modes, with different commands and alternative memory circuit technologies, may also be used.

[0102] If the CKE power-management scheme does not involve the memory controller, then the presence of the scheme may be transparent to the memory controller. Accordingly, the power down entry latency and the power down exit latency may be hidden from the memory controller. In one embodiment, the power down entry and exit latencies may be hidden from the memory controller by opportunistically placing at least one first DRAM circuit into a power down mode and, if required, bringing at least one second DRAM circuit out of power down mode during a command operation period when the at least one first DRAM circuit is not being accessed by the system.

[0103] The identification of the appropriate command operation period during which at least one first DRAM circuit in a stack may be placed in power down mode or brought out of power down mode may be based on commands directed to the first DRAM circuit (e.g. based on commands directed to itself) or on commands directed to a second DRAM circuit (e.g. based on commands directed to other DRAM circuits).

[0104] In another embodiment, the command operation period of the DRAM circuit may be used to hide the power down entry and/or exit latencies. For example, the existing command operation periods of the physical DRAM circuits may be used to the hide the power down entry and/or exit latencies if the delays associated with one or more operations are long enough to hide the power down entry and/or exit latencies. In yet another embodiment, the command operation period of a virtual DRAM circuit may be used to hide the power down entry and/or exit latencies by making the command operation period of the virtual DRAM circuit longer than the command operation period of the physical DRAM circuits.

[0105] Thus, the interface circuit may simulate a plurality of physical DRAM circuits to appear as at least one virtual DRAM circuit with at least one command operation period that is different from that of the physical DRAM circuits. This embodiment may be used if the existing command operation periods of the physical DRAM circuits are not long enough to hide the power down entry and/or exit latencies, thus necessitating the interface circuit to increase the command operation periods by simulating a virtual DRAM circuit with at least one different (e.g. longer, etc.) command operation period from that of the physical DRAM circuits.

[0106] Specific examples of different power management schemes in various embodiments are described below for illustrative purposes. It should again be strongly noted that the following information is set forth for illustrative purposes and should not be construed as limiting in any manner.

Row Cycle Time Based Power Management Embodiments

[0107] Row cycle time based power management is an example of a power management scheme that uses the command operation period of DRAM circuits to hide power down entry and exit latencies. In one embodiment, the interface circuit may place at least one first physical DRAM circuit into power down mode based on the commands directed to a second physical DRAM circuit. Power management schemes such as a row cycle time based scheme may be best suited for a many-circuit-to-one-bank configuration of DRAM circuits.

[0108] As explained previously, in a many-circuit-to-one-bank configuration, a plurality of physical DRAM circuits may be mapped to a single bank of a larger capacity virtual DRAM circuit seen by the memory controller. For example, sixteen 256 Mb DDR2 physical SDRAM circuits may appear to the memory controller as a single 4 Gb virtual DDR2 SDRAM circuit. Since a 4 Gb DDR2 SDRAM circuit is specified by the JEDEC standards to have eight physical banks, two of the 256 Mb DDR2 physical SDRAM circuits may be mapped by the interface circuit to a single bank of the virtual 4 Gb DDR2 SDRAM circuit.

[0109] In one embodiment, bank 0 of the virtual 4 Gb DDR2 SDRAM circuit may be mapped by the interface circuit to two 256 Mb DDR2 physical SDRAM circuits (e.g. DRAM A and DRAM B). However, since only one page may be open in a bank of a DRAM circuit (either physical or virtual) at any given time, only one of DRAM A or DRAM B may be in the active state at any given time. If the memory controller issues a first activate (e.g. page open, etc.) command to bank 0 of the 4 Gb virtual DRAM, that command may be directed by the interface circuit to either DRAM A or DRAM B, but not to both.

[0110] In addition, the memory controller may be unable to issue a second activate command to bank 0 of the 4 Gb virtual DRAM until a period tRC has elapsed from the time the first activate command was issued by the memory controller. In this instance, the command operation period of an activate command may be tRC. The parameter tRC may be much longer than the power down entry and exit latencies.

[0111] Therefore, if the first activate command is directed by the interface circuit to DRAM A, then the interface circuit may place DRAM B in the precharge power down mode during the activate command operation period (e.g. for period tRC). As another option, if the first activate command is directed by the interface circuit to DRAM B, then it may place DRAM A in the precharge power down mode during the command operation period of the first activate command. Thus, if p physical DRAM circuits (where p is greater than 1) are mapped to a single bank of a virtual DRAM circuit, then at least p−1 of the p physical DRAM circuits may be subjected to a power saving operation. The power saving operation may, for example, comprise operating in precharge power down mode except when refresh is required. Of course, power savings may also occur in other embodiments without such continuity.

Row Precharge Time Based Power Management Embodiments

[0112] Row precharge time based power management is an example of a power management scheme that, in one embodiment, uses the precharge command operation period (that is the command operation period of precharge commands, tRP) of physical DRAM circuits to hide power down entry and exit latencies. In another embodiment, a row precharge time based power management scheme may be implemented that uses the precharge command operation period of virtual DRAM circuits to hide power down entry and exit latencies. In these schemes, the interface circuit may place at least one DRAM circuit into power down mode based on commands directed to the same at least one DRAM circuit. Power management schemes such as the row precharge time based scheme may be best suited for many-circuit-to-one-bank and one-circuit-to-one-bank configurations of physical DRAM circuits. A row precharge time based power management scheme may be particularly efficient when the memory controller implements a closed page policy.

[0113] A row precharge time based power management scheme may power down a physical DRAM circuit after a precharge or autoprecharge command closes an open bank. This power management scheme allows each physical DRAM circuit to enter power down mode when not in use. While the specific memory circuit technology used in this example is DDR2 and the command used here is the precharge or autoprecharge command, the scheme may be utilized in any desired context. This power management scheme uses an algorithm to determine if there is any required delay as well as the timing of the power management in terms of the command operation period.

[0114] In one embodiment, if the tRP of a physical DRAM circuit [tRP(physical)] is larger than k (where k is the power management latency), then the interface circuit may place that DRAM circuit into precharge power down mode during the command operation period of the precharge or autoprecharge command. In this embodiment, the precharge power down mode may be initiated following the precharge or autoprecharge command to the open bank in that physical DRAM circuit. Additionally, the physical DRAM circuit may be brought out of precharge power down mode before the earliest time a subsequent activate command may arrive at the inputs of the physical DRAM circuit. Thus, the power down entry and power down exit latencies may be hidden from the memory controller.

[0115] In another embodiment, a plurality of physical DRAM circuits may appear to the memory controller as at least one larger capacity virtual DRAM circuit with a tRP(virtual) that is larger than that of the physical DRAM circuits [e.g. larger than tRP(physical)]. For example, the physical DRAM circuits may, through simulation, appear to the memory controller as a larger capacity virtual DRAM with tRP(virtual) equal to tRP(physical)+m, where m may be an integer multiple of the clock cycle, or may be a non-integer multiple of the clock cycle, or may be a constant or variable multiple of the clock cycle, or may be less than one clock cycle, or may be zero. Note that m may or may not be equal to j. If tRP(virtual) is larger than k, then the interface circuit may place a physical DRAM circuit into precharge power down mode in a subsequent clock cycle after a precharge or autoprecharge command to the open bank in the physical DRAM circuit has been received by the physical DRAM circuit. Additionally, the physical DRAM circuit may be brought out of precharge power down mode before the earliest time a subsequent activate command may arrive at the inputs of the physical DRAM circuit. Thus, the power down entry and power down exit latency may be hidden from the memory controller.

[0116] In yet another embodiment, the interface circuit may make the stack of physical DRAM circuits appear to the memory controller as at least one larger capacity virtual DRAM circuit with tRP(virtual) and tRCD(virtual) that are larger than that of the physical DRAM circuits in the stack [e.g. larger than tRP(physical) and tRCD(physical) respectively, where tRCD(physical) is the tRCD of the physical DRAM circuits]. For example, the stack of physical DRAM circuits may appear to the memory controller as a larger capacity virtual DRAM with tRP(virtual) and tRCD(virtual) equal to [tRP(physical)+m] and tRCD(physical)+l] respectively. Similar to m, l may be an integer multiple of the clock cycle, or may be a non-integer multiple of the clock cycle, or may be constant or variable multiple of the clock cycle, or may be less than a clock cycle, or may be zero. Also, l may or may not be equal to j and/or m. In this embodiment, if tRP(virtual) is larger than n (where n is the power down entry latency defined earlier), and if l is larger than or equal to x (where x is the power down exit latency defined earlier), then the interface circuit may use the following sequence of events to implement a row precharge time based power management scheme and also hide the power down entry and exit latencies from the memory controller.

[0117] First, when a precharge or autoprecharge command is issued to an open bank in a physical DRAM circuit, the interface circuit may place that physical DRAM circuit into precharge power down mode in a subsequent clock cycle after the precharge or autoprecharge command has been received by that physical DRAM circuit. The interface circuit may continue to keep the physical DRAM circuit in the precharge power down mode until the interface circuit receives a subsequent activate command to that physical DRAM circuit.

[0118] Second, the interface circuit may then bring the physical DRAM circuit out of precharge power down mode by asserting the CKE input of the physical DRAM in a following clock cycle. The interface circuit may also delay the address and control signals associated with the activate command for a minimum of x clock cycles before sending the signals associated with the activate command to the physical DRAM circuit.

[0119] The row precharge time based power management scheme described above is suitable for many-circuit-to-one-bank and one-circuit-to-one-bank configurations since there is a guaranteed minimum period of time (e.g. a keep-out period) of at least tRP(physical) after a precharge command to a physical DRAM circuit during which the memory controller will not issue a subsequent activate command to the same physical DRAM circuit. In other words, the command operation period of a precharge command applies to the entire DRAM circuit. In the case of one-circuit-to-many-bank configurations, there is no guarantee that a precharge command to a first portion(s) (e.g. bank) of a physical DRAM circuit will not be immediately followed by an activate command to a second portion(s) (e.g. bank) of the same physical DRAM circuit. In this case, there is no keep-out period to hide the power down entry and exit latencies. In other words, the command operation period of a precharge command applies only to a portion of the physical DRAM circuit.

[0120] For example, four 512 Mb physical DDR2 SDRAM circuits through simulation may appear to the memory controller as a single 2 Gb virtual DDR2 SDRAM circuit with eight banks. Therefore, the interface circuit may map two banks of the 2 Gb virtual DRAM circuit to each 512 Mb physical DRAM circuit. Thus, banks 0 and 1 of the 2 Gb virtual DRAM circuit may be mapped to a single 512 Mb physical DRAM circuit (e.g. DRAM C). In addition, bank 0 of the virtual DRAM circuit may have an open page while bank 1 of the virtual DRAM circuit may have no open page.

[0121] When the memory controller issues a precharge or autoprecharge command to bank 0 of the 2 Gb virtual DRAM circuit, the interface circuit may signal DRAM C to enter the precharge power down mode after the precharge or autoprecharge command has been received by DRAM C. The interface circuit may accomplish this by de-asserting the CKE input of DRAM C during a clock cycle subsequent to the clock cycle in which DRAM C received the precharge or autoprecharge command. However, the memory controller may issue an activate command to the bank 1 of the 2 Gb virtual DRAM circuit on the next clock cycle after it issued the precharge command to bank 0 of the virtual DRAM circuit.

[0122] However, DRAM C may have just entered a power down mode and may need to exit power down immediately. As described above, a DDR2 SDRAM may require a minimum of k=5 clock cycles to enter a power down mode and immediately exit the power down mode. In this example, the command operation period of the precharge command to bank 0 of the 2 Gb virtual DRAM circuit may not be sufficiently long enough to hide the power down entry latency of DRAM C even if the command operation period of the activate command to bank 1 of the 2 Gb virtual DRAM circuit is long enough to hide the power down exit latency of DRAM C, which would then cause the simulated 2 Gb virtual DRAM circuit to not be in compliance with the DDR2 protocol. It is therefore difficult, in a simple fashion, to hide the power management latency during the command operation period of precharge commands in a one-circuit-to-many-bank configuration.

Row Activate Time Based Power Management Embodiments

[0123] Row activate time based power management is a power management scheme that, in one embodiment, may use the activate command operation period (that is the command operation period of activate commands) of DRAM circuits to hide power down entry latency and power down exit latency.

[0124] In a first embodiment, a row activate time based power management scheme may be used for one-circuit-to-many-bank configurations. In this embodiment, the power down entry latency of a physical DRAM circuit may be hidden behind the command operation period of an activate command directed to a different physical DRAM circuit. Additionally, the power down exit latency of a physical DRAM circuit may be hidden behind the command operation period of an activate command directed to itself. The activate command operation periods that are used to hide power down entry and exit latencies may be tRRD and tRCD respectively.

[0125] In a second embodiment, a row activate time based power management scheme may be used for many-circuit-to-one-bank and one-circuit-to-one-bank configurations. In this embodiment, the power down entry and exit latencies of a physical DRAM circuit may be hidden behind the command operation period of an activate command directed to itself. In this embodiment, the command operation period of an activate command may be tRCD.

[0126] In the first embodiment, a row activate time based power management scheme may place a first DRAM circuit that has no open banks into a power down mode when an activate command is issued to a second DRAM circuit if the first and second DRAM circuits are part of a plurality of physical DRAM circuits that appear as a single virtual DRAM circuit to the memory controller. This power management scheme may allow each DRAM circuit to enter power down mode when not in use. This embodiment may be used in one-circuit-to-many-bank configurations of DRAM circuits. While the specific memory circuit technology used in this example is DDR2 and the command used here is the activate command, the scheme may be utilized in any desired context. The scheme uses an algorithm to determine if there is any required delay as well as the timing of the power management in terms of the command operation period.

[0127] In a one-circuit-to-many-bank configuration, a plurality of banks of a virtual DRAM circuit may be mapped to a single physical DRAM circuit. For example, four 512 Mb DDR2 SDRAM circuits through simulation may appear to the memory controller as a single 2 Gb virtual DDR2 SDRAM circuit with eight banks. Therefore, the interface circuit may map two banks of the 2 Gb virtual DRAM circuit to each 512 Mb physical DRAM circuit. Thus, banks 0 and 1 of the 2 Gb virtual DRAM circuit may be mapped to a first 512 Mb physical DRAM circuit (e.g. DRAM P). Similarly, banks 2 and 3 of the 2 Gb virtual DRAM circuit may be mapped to a second 512 Mb physical DRAM circuit (e.g. DRAM Q), banks 4 and 5 of the 2 Gb virtual DRAM circuit may be mapped to a third 512 Mb physical DRAM circuit (e.g. DRAM R), and banks 6 and 7 of the 2 Gb virtual DRAM circuit may be mapped to a fourth 512 Mb physical DRAM circuit (e.g. DRAM S).

[0128] In addition, bank 0 of the virtual DRAM circuit may have an open page while all the other banks of the virtual DRAM circuit may have no open pages. When the memory controller issues a precharge or autoprecharge command to bank 0 of the 2 Gb virtual DRAM circuit, the interface circuit may not be able to place DRAM P in precharge power down mode after the precharge or autoprecharge command has been received by DRAM P. This may be because the memory controller may issue an activate command to bank 1 of the 2 Gb virtual DRAM circuit in the very next cycle. As described previously, a row precharge time based power management scheme may not be used in a one-circuit-to-many-bank configuration since there is no guaranteed keep-out period after a precharge or autoprecharge command to a physical DRAM circuit.

[0129] However, since physical DRAM circuits DRAM P, DRAM Q, DRAM R, and DRAM S all appear to the memory controller as a single 2 Gb virtual DRAM circuit, the memory controller may ensure a minimum period of time, tRRD(MIN), between activate commands to the single 2 Gb virtual DRAM circuit. For DDR2 SDRAMs, the active bank N to active bank M command period tRRD may be variable with a minimum value of tRRD(MIN) (e.g. 2 clock cycles, etc.).

[0130] The parameter tRRD may be specified in nanoseconds and may be defined in JEDEC Standard No. 21-C. For example, tRRD may be measured as an integer number of clock cycles. Optionally, tRRD may not be specified to be an exact number of clock cycles. The tRRD parameter may mean an activate command to a second bank B of a DRAM circuit (either physical DRAM circuit or virtual DRAM circuit) may not be able to follow an activate command to a first bank A of the same DRAM circuit in less than tRRD clock cycles.

[0131] If tRRD(MIN)=n (where n is the power down entry latency), a first number of physical DRAM circuits that have no open pages may be placed in power down mode when an activate command is issued to another physical DRAM circuit that through simulation is part of the same virtual DRAM circuit. In the above example, after a precharge or autoprecharge command has closed the last open page in DRAM P, the interface circuit may keep DRAM P in precharge standby mode until the memory controller issues an activate command to one of DRAM Q, DRAM R, and DRAM S. When the interface circuit receives the abovementioned activate command, it may then immediately place DRAM P into precharge power down mode if tRRD(MIN)≧n.

[0132] Optionally, when one of the interface circuits is a register, the above power management scheme may be used even if tRRD(MIN)<n as long as tRRD(MIN)=n−1. In this optional embodiment, the additional typical one clock cycle delay through a JEDEC register helps to hide the power down entry latency if tRRD(MIN) by itself is not sufficiently long to hide the power down entry latency.

[0133] The above embodiments of a row activate time power management scheme require l to be larger than or equal to x (where x is the power down exit latency) so that when the memory controller issues an activate command to a bank of the virtual DRAM circuit, and if the corresponding physical DRAM circuit is in precharge power down mode, the interface circuit can hide the power down exit latency of the physical DRAM circuit behind the row activate time tRCD of the virtual DRAM circuit. The power down exit latency may be hidden because the interface circuit may simulate a plurality of physical DRAM circuits as a larger capacity virtual DRAM circuit with tRCD(virtual)=tRCD(physical)+l, where tRCD(physical) is the tRCD of the physical DRAM circuits.

[0134] Therefore, when the interface circuit receives an activate command that is directed to a DRAM circuit that is in precharge power down mode, it will delay the activate command by at least x clock cycles while simultaneously bringing the DRAM circuit out of power down mode. Since l≧x, the command operation period of the activate command may overlap the power down exit latency, thus allowing the interface circuit to hide the power down exit latency behind the row activate time.

[0135] Using the same example as above, DRAM P may be placed into precharge power down mode after the memory controller issued a precharge or autoprecharge command to the last open page in DRAM P and then issued an activate command to one of DRAM Q, DRAM R, and DRAM S. At a later time, when the memory controller issues an activate command to DRAM P, the interface circuit may immediately bring DRAM P out of precharge power down mode while delaying the activate command to DRAM P by at least x clock cycles. Since l≧x, DRAM P may be ready to receive the delayed activate command when the interface circuit sends the activate command to DRAM P.

[0136] For many-circuit-to-one-bank and one-circuit-to-one-bank configurations, another embodiment of the row activate time based power management scheme may be used. For both many-circuit-to-one-bank and one-circuit-to-one-bank configurations, an activate command to a physical DRAM circuit may have a keep-out or command operation period of at least tRCD(virtual) clock cycles [tRCD(virtual)=tRCD(physical)+l]. Since each physical DRAM circuit is mapped to one bank (or portion(s) thereof) of a larger capacity virtual DRAM circuit, it may be certain that no command may be issued to a physical DRAM circuit for a minimum of tRCD(virtual) clock cycles after an activate command has been issued to the physical DRAM circuit.

[0137] If tRCD(physical) or tRCD(virtual) is larger than k (where k is the power management latency), then the interface circuit may place the physical DRAM circuit into active power down mode on the clock cycle after the activate command has been received by the physical DRAM circuit and bring the physical DRAM circuit out of active power down mode before the earliest time a subsequent read or write command may arrive at the inputs of the physical DRAM circuit. Thus, the power down entry and power down exit latencies may be hidden from the memory controller.

[0138] The command and power down mode used for the activate command based power-management scheme may be the activate command and precharge or active power down modes, but other similar power down schemes may use different power down modes, with different commands, and indeed even alternative DRAM circuit technologies may be used.

Refresh Cycle Time Based Power Management Embodiments

[0139] Refresh cycle time based power management is a power management scheme that uses the refresh command operation period (that is the command operation period of refresh commands) of virtual DRAM circuits to hide power down entry and exit latencies. In this scheme, the interface circuit places at least one physical DRAM circuit into power down mode based on commands directed to a different physical DRAM circuit. A refresh cycle time based power management scheme that uses the command operation period of virtual DRAM circuits may be used for many-circuit-to-one-bank, one-circuit-to-one-bank, and one-circuit-to-many-bank configurations.

[0140] Refresh commands to a DRAM circuit may have a command operation period that is specified by the refresh cycle time, tRFC. The minimum and maximum values of the refresh cycle time, tRFC, may be specified in nanoseconds and may further be defined in the JEDEC standards (e.g. JEDEC Standard No. 21-C for DDR2 SDRAM, etc.). In one embodiment, the minimum value of tRFC [e.g. tRFC(MIN)] may vary as a function of the capacity of the DRAM circuit. Larger capacity DRAM circuits may have larger values of tRFC(MIN) than smaller capacity DRAM circuits. The parameter tRFC may be measured as an integer number of clock cycles, although optionally the tRFC may not be specified to be an exact number clock cycles.

[0141] A memory controller may initiate refresh operations by issuing refresh control signals to the DRAM circuits with sufficient frequency to prevent any loss of data in the DRAM circuits. After a refresh command is issued to a DRAM circuit, a minimum time (e.g. denoted by tRFC) may be required to elapse before another command may be issued to that DRAM circuit. In the case where a plurality of physical DRAM circuits through simulation by an interface circuit may appear to the memory controller as at least one larger capacity virtual DRAM circuit, the command operation period of the refresh commands (e.g. the refresh cycle time, tRFC) from the memory controller may be larger than that required by the DRAM circuits. In other words, tRFC(virtual)>tRFC(physical), where tRFC(physical) is the refresh cycle time of the smaller capacity physical DRAM circuits.

[0142] When the interface circuit receives a refresh command from the memory controller, it may refresh the smaller capacity physical DRAM circuits within the span of time specified by the tRFC associated with the larger capacity virtual DRAM circuit. Since the tRFC of the virtual DRAM circuit may be larger than that of the associated physical DRAM circuits, it may not be necessary to issue refresh commands to all of the physical DRAM circuits simultaneously. Refresh commands may be issued separately to individual physical DRAM circuits or may be issued to groups of physical DRAM circuits, provided that the tRFC requirement of the physical DRAM circuits is satisfied by the time the tRFC of the virtual DRAM circuit has elapsed.

[0143] In one exemplary embodiment, the interface circuit may place a physical DRAM circuit into power down mode for some period of the tRFC of the virtual DRAM circuit when other physical DRAM circuits are being refreshed. For example, four 512 Mb physical DRAM circuits (e.g. DRAM W, DRAM X, DRAM Y, DRAM Z) through simulation by an interface circuit may appear to the memory controller as a 2 Gb virtual DRAM circuit. When the memory controller issues a refresh command to the 2 Gb virtual DRAM circuit, it may not issue another command to the 2 Gb virtual DRAM circuit at least until a period of time, tRFC(MIN)(virtual), has elapsed.

[0144] Since the tRFC(MIN)(physical) of the 512 Mb physical DRAM circuits (DRAM W, DRAM X, DRAM Y, and DRAM Z) may be smaller than the tRFC(MIN)(virtual) of the 2 Gb virtual DRAM circuit, the interface circuit may stagger the refresh commands to DRAM W, DRAM X, DRAM Y, DRAM Z such that that total time needed to refresh all the four physical DRAM circuits is less than or equal to the tRFC(MIN)(virtual) of the virtual DRAM circuit. In addition, the interface circuit may place each of the physical DRAM circuits into precharge power down mode either before or after the respective refresh operations.

[0145] For example, the interface circuit may place DRAM Y and DRAM Z into power down mode while issuing refresh commands to DRAM W and DRAM X. At some later time, the interface circuit may bring DRAM Y and DRAM Z out of power down mode and issue refresh commands to both of them. At a still later time, when DRAM W and DRAM X have finished their refresh operation, the interface circuit may place both of them in a power down mode. At a still later time, the interface circuit may optionally bring DRAM W and DRAM X out of power down mode such that when DRAM Y and DRAM Z have finished their refresh operations, all four DRAM circuits are in the precharge standby state and ready to receive the next command from the memory controller. In another example, the memory controller may place DRAM W, DRAM X, DRAM Y, and DRAM Z into precharge power down mode after the respective refresh operations if the power down exit latency of the DRAM circuits may be hidden behind the command operation period of the activate command of the virtual 2 Gb DRAM circuit.

FB-DIMM Power Management Embodiments

[0146] FIG. 6 shows a memory system 600 comprising FB-DIMM modules using DRAM circuits with AMB chips, in accordance with another embodiment. As an option, the memory system 600 may be implemented in the context of the architecture and environment of FIGS. 1-5. Of course, however, the memory system 600 may be implemented in any desired environment. It should also be noted that the aforementioned definitions may apply during the present description.

[0147] As described herein, the memory circuit power management scheme may be associated with an FB-DIMM memory system that uses DDR2 SDRAM circuits. However, other memory circuit technologies such as DDR3 SDRAM, Mobile DDR SDRAM, etc. may provide similar control inputs and modes for power management and the example described in this section can be used with other types of buffering schemes and other memory circuit technologies. Therefore, the description of the specific example should not be construed as limiting in any manner.

[0148] In an FB-DIMM memory system 600, a memory controller 602 may place commands and write data into frames and send the frames to interface circuits (e.g. AMB chip 604, etc.). Further, in the FB-DIMM memory system 600, there may be one AMB chip 604 on each of a plurality of DIMMs 606A-C. For the memory controller 602 to address and control DRAM circuits, it may issue commands that are placed into frames.

[0149] The command frames or command and data frames may then be sent by the memory controller 602 to the nearest AMB chip 604 through a dedicated outbound path, which may be denoted as a southbound lane. The AMB chip 604 closest to the memory controller 602 may then relay the frames to the next AMB chip 604 via its own southbound lane. In this manner, the frames may be relayed to each AMB chip 604 in the FB-DIMM memory channel.

[0150] In the process of relaying the frames, each AMB chip 604 may partially decode the frames to determine if a given frame contains commands targeted to the DRAM circuits on that the associated DIMM 606A-C. If a frame contains a read command addressed to a set of DRAM circuits on a given DIMM 606A-C, the AMB chip 604 on the associated DIMM 606A-C accesses DRAM circuits 608 to retrieve the requested data. The data may be placed into frames and returned to the memory controller 602 through a similar frame relay process on the northbound lanes as that described for the southbound lanes.

[0151] Two classes of scheduling algorithms may be utilized for AMB chips 604 to return data frames to the memory controller 602, including variable-latency scheduling and fixed-latency scheduling. With respect to variable latency scheduling, after a read command is issued to the DRAM circuits 608, the DRAM circuits 608 return data to the AMB chip 604. The AMB chip 604 then constructs a data frame, and as soon as it can, places the data frame onto the northbound lanes to return the data to the memory controller 602. The variable latency scheduling algorithm may ensure the shortest latency for any given request in the FB-DIMM channel.

[0152] However, in the variable latency scheduling algorithm, DRAM circuits 608 located on the DIMM (e.g. the DIMM 606A, etc.) that is closest to the memory controller 602 may have the shortest access latency, while DRAM circuits 608 located on the DIMM (e.g. the DIMM 606C, etc.) that is at the end of the channel may have the longest access latency. As a result, the memory controller 602 may be sophisticated, such that command frames may be scheduled appropriately to ensure that data return frames do not collide on the northbound lanes.

[0153] In a FB-DIMM memory system 600 with only one or two DIMMs 606A-C, variable latency scheduling may be easily performed since there may be limited situations where data frames may collide on the northbound lanes. However, variable latency scheduling may be far more difficult if the memory controller 602 has to be designed to account for situations where the FB-DIMM channel can be configured with one DIMM, eight DIMMs, or any other number of DIMMs. Consequently, the fixed latency scheduling algorithm may be utilized in an FB-DIMM memory system 600 to simplify memory controller design.

[0154] In the fixed latency scheduling algorithm, every DIMM 606A-C is configured to provide equal access latency from the perspective of the memory controller 602. In such a case, the access latency of every DIMM 606A-C may be equalized to the access latency of the slowest-responding DIMM (e.g. the DIMM 606C, etc.). As a result, the AMB chips 604 that are not the slowest responding AMB chip 604 (e.g. the AMB chip 604 of the DIMM 606C, etc.) may be configured with additional delay before it can upload the data frames into the northbound lanes.

[0155] From the perspective of the AMB chips 604 that are not the slowest responding AMB chip 604 in the system, data access occurs as soon as the DRAM command is decoded and sent to the DRAM circuits 608. However, the AMB chips 604 may then hold the data for a number of cycles before this data is returned to the memory controller 602 via the northbound lanes. The data return delay may be different for each AMB chip 604 in the FB-DIMM channel.

[0156] Since the role of the data return delay is to equalize the memory access latency for each DIMM 606A-C, the data return delay value may depend on the distance of the DIMM 606A-C from the memory controller 602 as well as the access latency of the DRAM circuits 608 (e.g. the respective delay values may be computed for each AMB chip 604 in a given FB-DIMM channel, and programmed into the appropriate AMB chip 604.

[0157] In the context of the memory circuit power management scheme, the AMB chips 604 may use the programmed delay values to perform differing classes of memory circuit power management algorithms. In cases where the programmed data delay value is larger than k=n+x, where n is the minimum power down entry latency, x is the minimum power down exit latency, and k is the cumulative sum of the two, the AMB chip 604 can provide aggressive power management before and after every command. In particular, the large delay value ensures that the AMB chip 604 can place DRAM circuits 608 into power down modes and move them to active modes as needed.

[0158] In the cases where the programmed data delay value is smaller than k, but larger than x, the AMB chip 604 can place DRAM circuits 608 into power down modes selectively after certain commands, as long as these commands provide the required command operation periods to hide the minimum power down entry latency. For example, the AMB chip 604 can choose to place the DRAM circuits 608 into a power down mode after a refresh command, and the DRAM circuits 608 can be kept in the power down mode until a command is issued by the memory controller 602 to access the specific set of DRAM circuits 608. Finally, in cases where the programmed data delay is smaller than x, the AMB chip 604 may choose to implement power management algorithms to a selected subset of DRAM circuits 608.

[0159] There are various optional characteristics and benefits available when using CKE power management in FB-DIMMs. First, there is not necessarily a need for explicit CKE commands, and therefore there is not necessarily a need to use command bandwidth. Second, granularity is provided, such that CKE power management will power down DRAM circuits as needed in each DIMM. Third, the CKE power management can be most aggressive in the DIMM that is closest to the controller (e.g. the DIMM closest to the memory controller which contains the AMB chip that consumes the highest power because of the highest activity rates).

Other Embodiments

[0160] While many examples of power management schemes for memory circuits have been described above, other implementations are possible. For DDR2, for example, there may be approximately 15 different commands that could be used with a power management scheme. The above descriptions allow each command to be evaluated for suitability and then appropriate delays and timing may be calculated. For other memory circuit technologies, similar power saving schemes and classes of schemes may be derived from the above descriptions.

[0161] The schemes described are not limited to be used by themselves. For example, it is possible to use a trigger that is more complex than a single command in order to initiate power management. In particular, power management schemes may be initiated by the detection of combinations of commands, or patterns of commands, or by the detection of an absence of commands for a certain period of time, or by any other mechanism.

[0162] Power management schemes may also use multiple triggers including forming a class of power management schemes using multiple commands or multiple combinations of commands. Power management schemes may also be used in combination. Thus, for example, a row precharge time based power management scheme may be used in combination with a row activate time command based power management scheme.

[0163] The description of the power management schemes in the above sections has referred to an interface circuit in order to perform the act of signaling the DRAM circuits and for introducing delay if necessary. An interface circuit may optionally be a part of the stack of DRAM circuits. Of course, however, the interface circuit may also be separate from the stack of DRAM circuits. In addition, the interface circuit may be physically located anywhere in the stack of DRAM circuits, where such interface circuit electrically sits between the electronic system and the stack of DRAM circuits.

[0164] In one implementation, for example, the interface circuit may be split into several chips that in combination perform the power management functions described. Thus, for example, there may be a single register chip that electrically sits between the memory controller and a number of stacks of DRAM circuits. The register chip may optionally perform the signaling to the DRAM circuits.

[0165] The register chip may further be connected electrically to a number of interface circuits that sit electrically between the register chip and a stack of DRAM circuits. The interface circuits in the stacks of DRAM circuits may then perform the required delay if it is needed. In another implementation there may be no need for an interface circuit in each DRAM stack. In that case, the register chip can perform the signaling to the DRAM circuits directly. In yet another implementation, a plurality of register chips and buffer chips may sit electrically between the stacks of DRAM circuits and the system, where both the register chips and the buffer chips perform the signaling to the DRAM circuits as well as delaying the address, control, and data signals to the DRAM circuits. In another implementation there may be no need for a stack of DRAM circuits. Thus each stack may be a single memory circuit.

[0166] Further, the power management schemes described for the DRAM circuits may also be extended to the interface circuits. For example, the interface circuits have information that a signal, bus, or other connection will not be used for a period of time. During this period of time, the interface circuits may perform power management on themselves, on other interface circuits, or cooperatively. Such power management may, for example, use an intelligent signaling mechanism (e.g. encoded signals, sideband signals, etc.) between interface circuits (e.g. register chips, buffer chips, AMB chips, etc.).

[0167] It should thus be clear that the power management schemes described here are by way of specific examples for a particular technology, but that the methods and techniques are very general and may be applied to any memory circuit technology to achieve control over power behavior including, for example, the realization of power consumption savings and management of current consumption behavior.

DRAM Circuit Configuration Verification Embodiments

[0168] In the various embodiments described above, it may be desirable to verify that the simulated DRAM circuit including any power management scheme or CAS latency simulation or any other simulation behaves according to a desired DRAM standard or other design specification. A behavior of many DRAM circuits is specified by the JEDEC standards and it may be desirable, in some embodiments, to exactly simulate a particular JEDEC standard DRAM. The JEDEC standard may define control signals that a DRAM circuit must accept and the behavior of the DRAM circuit as a result of such control signals. For example, the JEDEC specification for a DDR2 SDRAM may include JESD79-2B (and any associated revisions).

[0169] If it is desired, for example, to determine whether a JEDEC standard is met, an algorithm may be used. Such algorithm may check, using a set of software verification tools for formal verification of logic, that protocol behavior of the simulated DRAM circuit is the same as a desired standard or other design specification. This formal verification may be feasible because the DRAM protocol described in a DRAM standard may, in various embodiments, be limited to a few protocol commands (e.g. approximately 15 protocol commands in the case of the JEDEC DDR2 specification, for example).

[0170] Examples of the aforementioned software verification tools include MAGELLAN supplied by SYNOPSYS, or other software verification tools, such as INCISIVE supplied by CADENCE, verification tools supplied by JASPER, VERIX supplied by REAL INTENT, 0-IN supplied by MENTOR CORPORATION, etc. These software verification tools may use written assertions that correspond to the rules established by the DRAM protocol and specification.

[0171] The written assertions may be further included in code that forms the logic description for the interface circuit. By writing assertions that correspond to the desired behavior of the simulated DRAM circuit, a proof may be constructed that determines whether the desired design requirements are met. In this way, one may test various embodiments for compliance with a standard, multiple standards, or other design specification.

[0172] For example, assertions may be written that there are no conflicts on the address bus, command bus or between any clock, control, enable, reset or other signals necessary to operate or associated with the interface circuits and/or DRAM circuits. Although one may know which of the various interface circuit and DRAM stack configurations and address mappings that have been described herein are suitable, the aforementioned algorithm may allow a designer to prove that the simulated DRAM circuit exactly meets the required standard or other design specification. If, for example, an address mapping that uses a common bus for data and a common bus for address results in a control and clock bus that does not meet a required specification, alternative designs for the interface circuit with other bus arrangements or alternative designs for the interconnect between the components of the interface circuit may be used and tested for compliance with the desired standard or other design specification.

[0173] While various embodiments have been described above, it should be understood that they have been presented by way of example only, and not limitation. For example, any of the elements may employ any of the desired functionality set forth hereinabove. Thus, the breadth and scope of a preferred embodiment should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.

Claims

What is claimed is:

1. A sub-system, comprising:

an interface circuit in communication with a plurality of physical memory circuits and a system, the interface circuit operable to interface the physical memory circuits and the system for simulating at least one virtual memory circuit with a first power behavior that is different from a second power behavior of the physical memory circuits.

2. The sub-system of claim 1, wherein the at least one virtual memory circuit includes a single virtual memory circuit.

3. The sub-system of claim 1, wherein the interface circuit includes a circuit that is positioned on a dual in-line memory module (DIMM).

4. The sub-system of claim 1, wherein the interface circuit is selected from the group consisting of a buffer, a register, a memory controller, and an advanced memory buffer (AMB).

5. The sub-system of claim 1, wherein the simulating is performed utilizing a power management operation.

6. The sub-system of claim 5, wherein the power management operation includes a power saving operation.

7. The sub-system of claim 6, wherein the power saving operation includes a power down operation.

8. The sub-system of claim 6, wherein the power saving operation involves at least one of a clock enable signal and a chip select signal.

9. The sub-system of claim 6, wherein at least a portion of the physical memory circuits is subject to the power saving operation.

10. The sub-system of claim 9, wherein the power saving operation includes powering down a first portion of the physical memory circuits while a second portion of the physical memory circuits is subject to commands.

11. The sub-system of claim 9, wherein the power saving operation includes powering down one or more of the physical memory circuits based on at least one state of one or more of the physical memory circuits.

12. The sub-system of claim 11, wherein the at least one state is selected from the group consisting of a status of the one or more of the physical memory circuits, a predetermined combination of commands issued to the one or more of the physical memory circuits, a predetermined pattern of commands issued to the one or more of the physical memory circuits, and a predetermined absence of commands issued to the one or more of the physical memory circuits.

13. The sub-system of claim 1, wherein the simulating is performed utilizing a delay.

14. The sub-system of claim 1, wherein the simulating of the first power behavior results in a first power consumption associated with the at least one virtual memory circuit that is different from a second power consumption of the physical memory circuits.

15. The sub-system of claim 14, wherein the first power consumption is less than the second power consumption.

16. The sub-system of claim 1, wherein the interface circuit and the physical memory circuits take the form of a stack.

17. The sub-system of claim 16, wherein the stack includes a single interface circuit.

18. The sub-system of claim 16, wherein the stack includes a plurality of interface circuits.

19. A method, comprising:

interfacing a plurality of physical memory circuits and a system; and

simulating at least one virtual memory circuit with a first power behavior that is different from a second power behavior of the physical memory circuits.

20. A system, comprising:

a plurality of physical memory circuits; and

an interface circuit in communication with the physical memory circuits, the interface circuit operable to interface the physical memory circuits for simulating at least one virtual memory circuit with a first power behavior that is different from a second power behavior of the physical memory circuits.

Patent Citations (548)

Patent	Date	Inventor	Cited By
US4392212(A)	1983-07-01	Miyasaka et al.	Applicant
US4525921(A)	1985-07-01	Carson et al.	Applicant
US4592019(A)	1986-05-01	Huang et al.	Applicant
US4646128(A)	1987-02-01	Carson et al.	Applicant
US4698748(A)	1987-10-01	Juzswik et al.	Applicant
US4706166(A)	1987-11-01	Go	Applicant
US4710903(A)	1987-12-01	Hereth et al.	Applicant
US4764846(A)	1988-08-01	Go	Applicant
US4780843(A)	1988-10-01	Tietjen	Applicant
US4841440(A)	1989-06-01	Yonezu et al.	Applicant
US4884237(A)	1989-11-01	Mueller et al.	Applicant
US4899107(A)	1990-02-01	Corbett et al.	Applicant
US4935734(A)	1990-06-01	Austin	Applicant
US4982265(A)	1991-01-01	Watanabe et al.	Applicant
US4983533(A)	1991-01-01	Go	Applicant
US5083266(A)	1992-01-01	Watanabe	Applicant
US5104820(A)	1992-04-01	Go et al.	Applicant
US5220672(A)	1993-06-01	Nakao et al.	Applicant
US5241266(A)	1993-08-01	Ahmad et al.	Applicant
US5252807(A)	1993-10-01	Chizinsky	Applicant
US5257233(A)	1993-10-01	Schaefer	Applicant
US5278796(A)	1994-01-01	Tillinghast et al.	Applicant
US5282177(A)	1994-01-01	McLaury	Applicant
US5332922(A)	1994-07-01	Oguchi et al.	Applicant
US5347428(A)	1994-09-01	Carson et al.	Applicant
US5384745(A)	1995-01-01	Konishi et al.	Applicant
US5388265(A)	1995-02-01	Volk	Applicant
US5408190(A)	1995-04-01	Wood et al.	Applicant
US5432729(A)	1995-07-01	Carson et al.	Applicant
US5448511(A)	1995-09-01	Paurus et al.	Applicant
US5453434(A)	1995-09-01	Albaugh et al.	Applicant
US5467455(A)	1995-11-01	Gay et al.	Applicant
US5498886(A)	1996-03-01	Hsu et al.	Applicant
US5502667(A)	1996-03-01	Bertin et al.	Applicant
US5526320(A)	1996-06-01	Zagar et al.	Applicant
US5530836(A)	1996-06-01	Busch et al.	Applicant
US5559990(A)	1996-09-01	Cheng et al.	Applicant
US5561622(A)	1996-10-01	Bertin et al.	Applicant
US5563086(A)	1996-10-01	Bertin et al.	Applicant
US5566344(A)	1996-10-01	Hall et al.	Applicant
US5581498(A)	1996-12-01	Ludwig et al.	Applicant
US5581779(A)	1996-12-01	Hall et al.	Applicant
US5590071(A)	1996-12-01	Kolor et al.	Applicant
US5598376(A)	1997-01-01	Merritt et al.	Applicant
US5604714(A)	1997-02-01	Manning et al.	Applicant
US5606710(A)	1997-02-01	Hall et al.	Applicant
US5610864(A)	1997-03-01	Manning	Applicant
US5623686(A)	1997-04-01	Hall et al.	Applicant
US5627791(A)	1997-05-01	Wright et al.	Applicant
US5640337(A)	1997-06-01	Huang et al.	Applicant
US5640364(A)	1997-06-01	Merritt et al.	Applicant
US5652724(A)	1997-07-01	Manning	Applicant
US5654204(A)	1997-08-01	Anderson	Applicant
US5661677(A)	1997-08-01	Rondeau et al.	Applicant
US5661695(A)	1997-08-01	Zagar et al.	Applicant
US5668773(A)	1997-09-01	Zagar et al.	Applicant
US5675549(A)	1997-10-01	Ong et al.	Applicant
US5680342(A)	1997-10-01	Frankeny	Applicant
US5682354(A)	1997-10-01	Manning	Applicant
US5692202(A)	1997-11-01	Kardach et al.	Applicant
US5696732(A)	1997-12-01	Zagar et al.	Applicant
US5702984(A)	1997-12-01	Bertin et al.	Applicant
US5703813(A)	1997-12-01	Manning et al.	Applicant
US5706247(A)	1998-01-01	Merritt et al.	Applicant
US5717654(A)	1998-02-01	Manning	Applicant
US5721859(A)	1998-02-01	Manning	Applicant
US5724288(A)	1998-03-01	Cloud et al.	Applicant
US5729503(A)	1998-03-01	Manning	Applicant
US5729504(A)	1998-03-01	Cowles	Applicant
US5748914(A)	1998-05-01	Barth et al.	Applicant
US5752045(A)	1998-05-01	Chen	Applicant
US5757703(A)	1998-05-01	Merritt et al.	Applicant
US5781766(A)	1998-07-01	Davis	Applicant
US5798961(A)	1998-08-01	Heyden et al.	Applicant
US5802010(A)	1998-09-01	Zagar et al.	Applicant
US5812488(A)	1998-09-01	Zagar et al.	Applicant
US5831931(A)	1998-11-01	Manning	Applicant
US5831932(A)	1998-11-01	Merritt et al.	Applicant
US5834838(A)	1998-11-01	Anderson	Applicant
US5835435(A)	1998-11-01	Bogin et al.	Applicant
US5838177(A)	1998-11-01	Keeth	Applicant
US5841580(A)	1998-11-01	Farmwald et al.	Applicant
US5843799(A)	1998-12-01	Hsu et al.	Applicant
US5843807(A)	1998-12-01	Burns	Applicant
US5845108(A)	1998-12-01	Yoo et al.	Applicant
US5850368(A)	1998-12-01	Ong et al.	Applicant
US5859792(A)	1999-01-01	Rondeau et al.	Applicant
US5860106(A)	1999-01-01	Domen et al.	Applicant
US5870347(A)	1999-02-01	Keeth et al.	Applicant
US5875142(A)	1999-02-01	Chevallier	Applicant
US5884088(A)	1999-03-01	Kardach et al.	Applicant
US5901105(A)	1999-05-01	Ong et al.	Applicant
US5903500(A)	1999-05-01	Tsang et al.	Applicant
US5905688(A)	1999-05-01	Park	Applicant
US5907512(A)	1999-05-01	Parkinson et al.	Applicant
US5915105(A)	1999-06-01	Farmwald et al.	Applicant
US5917758(A)	1999-06-01	Keeth	Applicant
US5923611(A)	1999-07-01	Ryan	Applicant
US5926435(A)	1999-07-01	Park	Applicant
US5929650(A)	1999-07-01	Pappert et al.	Applicant
US5943254(A)	1999-08-01	Bakeman, Jr. et al.	Applicant
US5946265(A)	1999-08-01	Cowles	Applicant
US5949254(A)	1999-09-01	Keeth	Applicant
US5953215(A)	1999-09-01	Karabatsos	Applicant
US5953263(A)	1999-09-01	Farmwald et al.	Applicant
US5954804(A)	1999-09-01	Farmwald et al.	Applicant
US5956233(A)	1999-09-01	Yew et al.	Applicant
US5962435(A)	1999-10-01	Mao et al.	Applicant
US5963463(A)	1999-10-01	Rondeau et al.	Applicant
US5963464(A)	1999-10-01	Dell et al.	Applicant
US5963504(A)	1999-10-01	Manning	Applicant
US5966724(A)	1999-10-01	Ryan	Applicant
US5966727(A)	1999-10-01	Nishino	Applicant
US5969996(A)	1999-10-01	Muranaka et al.	Applicant
US5973392(A)	1999-10-01	Senba et al.	Applicant
US5995443(A)	1999-11-01	Farmwald et al.	Applicant
US6002613(A)	1999-12-01	Cloud et al.	Applicant
US6002627(A)	1999-12-01	Chevallier	Applicant
US6014339(A)	2000-01-01	Kobayashi et al.	Applicant
US6016282(A)	2000-01-01	Keeth	Applicant
US6026050(A)	2000-02-01	Baker et al.	Applicant
US6029250(A)	2000-02-01	Keeth	Applicant
US6032214(A)	2000-02-01	Farmwald et al.	Applicant
US6032215(A)	2000-02-01	Farmwald et al.	Applicant
US6034916(A)	2000-03-01	Lee	Applicant
US6034918(A)	2000-03-01	Farmwald et al.	Applicant
US6035365(A)	2000-03-01	Farmwald et al.	Applicant
US6038195(A)	2000-03-01	Farmwald et al.	Applicant
US6038673(A)	2000-03-01	Benn et al.	Applicant
US6044032(A)	2000-03-01	Li	Applicant
US6047344(A)	2000-04-01	Kawasumi et al.	Applicant
US6053948(A)	2000-04-01	Vaidyanathan et al.	Applicant
US6069504(A)	2000-05-01	Keeth	Applicant
US6070217(A)	2000-05-01	Connolly et al.	Applicant
US6073223(A)	2000-06-01	McAllister et al.	Applicant
US6075730(A)	2000-06-01	Barth et al.	Applicant
US6078546(A)	2000-06-01	Lee	Applicant
US6079025(A)	2000-06-01	Fung	Applicant
US6084434(A)	2000-07-01	Keeth	Applicant
US6088290(A)	2000-07-01	Ohtake et al.	Applicant
US6091251(A)	2000-07-01	Wood et al.	Applicant
USRE36839(E)	2000-08-01	Simmons et al.	Applicant
US6101152(A)	2000-08-01	Farmwald et al.	Applicant
US6101612(A)	2000-08-01	Jeddeloh	Applicant
US6108795(A)	2000-08-01	Jeddeloh	Applicant
US6111812(A)	2000-08-01	Gans et al.	Applicant
US6134638(A)	2000-10-01	Olarig et al.	Applicant
US6154370(A)	2000-11-01	Degani et al.	Applicant
US6166991(A)	2000-12-01	Phelan	Applicant
US6182184(B1)	2001-01-01	Farmwald et al.	Applicant
US6208168(B1)	2001-03-01	Rhee	Applicant
US6216246(B1)	2001-04-01	Shau	Applicant
US6222739(B1)	2001-04-01	Bhakta et al.	Applicant
US6233192(B1)	2001-05-01	Tanaka	Applicant
US6240048(B1)	2001-05-01	Matsubara	Applicant
US6243282(B1)	2001-06-01	Rondeau et al.	Applicant
US6252807(B1)	2001-06-01	Suzuki et al.	Applicant
US6260097(B1)	2001-07-01	Farmwald et al.	Applicant
US6260154(B1)	2001-07-01	Jeddeloh	Applicant
US6262938(B1)	2001-07-01	Lee et al.	Applicant
US6266285(B1)	2001-07-01	Farmwald et al.	Applicant
US6274395(B1)	2001-08-01	Weber	Applicant
US6279069(B1)	2001-08-01	Robinson et al.	Applicant
US6295572(B1)	2001-09-01	Wu	Applicant
US6298426(B1)	2001-10-01	Ajanovic	Applicant
US6304511(B1)	2001-10-01	Gans et al.	Applicant
US6307769(B1)	2001-10-01	Nuxoll et al.	Applicant
US6314051(B1)	2001-11-01	Farmwald et al.	Applicant
US6317352(B1)	2001-11-01	Halbert et al.	Applicant
US6317381(B1)	2001-11-01	Gans et al.	Applicant
US6324120(B2)	2001-11-01	Farmwald et al.	Applicant
US6326810(B1)	2001-12-01	Keeth	Applicant
US6327664(B1)	2001-12-01	Dell et al.	Applicant
US6330683(B1)	2001-12-01	Jeddeloh	Applicant
US6338108(B1)	2002-01-01	Motomura	Applicant
US6338113(B1)	2002-01-01	Kubo et al.	Applicant
US6341347(B1)	2002-01-01	Joy et al.	Applicant
US6353561(B1)	2002-03-01	Funyu et al.	Applicant
US6356105(B1)	2002-03-01	Volk	Applicant
US6356500(B1)	2002-03-01	Cloud et al.	Applicant
US6362656(B2)	2002-03-01	Rhee	Applicant
US6363031(B2)	2002-03-01	Phelan	Applicant
US6378020(B2)	2002-04-01	Farmwald et al.	Applicant
US6381188(B1)	2002-04-01	Choi et al.	Applicant
US6381668(B1)	2002-04-01	Lunteren	Applicant
US6392304(B1)	2002-05-01	Butler	Applicant
US6414868(B1)	2002-07-01	Wong et al.	Applicant
US6418034(B1)	2002-07-01	Weber et al.	Applicant
US6426916(B2)	2002-07-01	Farmwald et al.	Applicant
US6429029(B1)	2002-08-01	Eldridge et al.	Applicant
US6430103(B2)	2002-08-01	Nakayama et al.	Applicant
US6437600(B1)	2002-08-01	Keeth	Applicant
US6438057(B1)	2002-08-01	Ruckerbauer	Applicant
US6442698(B2)	2002-08-01	Nizar	Applicant
US6452826(B1)	2002-09-01	Kim et al.	Applicant
US6452863(B2)	2002-09-01	Farmwald et al.	Applicant
US6453400(B1)	2002-09-01	Maesako et al.	Applicant
US6453402(B1)	2002-09-01	Jeddeloh	Applicant
US6457095(B1)	2002-09-01	Volk	Applicant
US6459651(B1)	2002-10-01	Lee et al.	Applicant
US6473831(B1)	2002-10-01	Schade	Applicant
US6480929(B1)	2002-11-01	Gauthier et al.	Applicant
US6487102(B1)	2002-11-01	Halbert et al.	Applicant
US6493789(B2)	2002-12-01	Ware et al.	Applicant
US6496440(B2)	2002-12-01	Manning	Applicant
US6496897(B2)	2002-12-01	Ware et al.	Applicant
US6498766(B2)	2002-12-01	Lee et al.	Applicant
US6510097(B2)	2003-01-01	Fukuyama	Applicant
US6510503(B2)	2003-01-01	Gillingham et al.	Applicant
US6512392(B2)	2003-01-01	Fleury et al.	Applicant
US6526471(B1)	2003-02-01	Shimomura et al.	Applicant
US6526484(B1)	2003-02-01	Stacovsky et al.	Applicant
US6545895(B1)	2003-04-01	Li et al.	Applicant
US6546446(B2)	2003-04-01	Farmwald et al.	Applicant
US6553450(B1)	2003-04-01	Dodd et al.	Applicant
US6560158(B2)	2003-05-01	Choi et al.	Applicant
US6563337(B2)	2003-05-01	Dour	Applicant
US6563759(B2)	2003-05-01	Yahata et al.	Applicant
US6564281(B2)	2003-05-01	Farmwald et al.	Applicant
US6564285(B1)	2003-05-01	Mills et al.	Applicant
US6574150(B2)	2003-06-01	Suyama et al.	Applicant
US6584037(B2)	2003-06-01	Farmwald et al.	Applicant
US6587912(B2)	2003-07-01	Leddige et al.	Applicant
US6590822(B2)	2003-07-01	Hwang et al.	Applicant
US6594770(B1)	2003-07-01	Sato et al.	Applicant
US6597617(B2)	2003-07-01	Ooishi et al.	Applicant
US6614700(B2)	2003-09-01	Dietrich et al.	Applicant
US6618791(B1)	2003-09-01	Dodd et al.	Applicant
US6621760(B1)	2003-09-01	Ahmad et al.	Applicant
US6631086(B1)	2003-10-01	Bill et al.	Applicant
US6639820(B1)	2003-10-01	Khandekar et al.	Applicant
US6646939(B2)	2003-11-01	Kwak	Applicant
US6650594(B1)	2003-11-01	Lee et al.	Applicant
US6657634(B1)	2003-12-01	Sinclair	Applicant
US6657918(B2)	2003-12-01	Foss et al.	Applicant
US6657919(B2)	2003-12-01	Foss et al.	Applicant
US6658530(B1)	2003-12-01	Robertson et al.	Applicant
US6665224(B1)	2003-12-01	Lehmann et al.	Applicant
US6665227(B2)	2003-12-01	Fetzer	Applicant
US6683372(B1)	2004-01-01	Wong et al.	Applicant
US6697295(B2)	2004-02-01	Farmwald et al.	Applicant
US6701446(B2)	2004-03-01	Tsern et al.	Applicant
US6705877(B1)	2004-03-01	Li et al.	Applicant
US6708144(B1)	2004-03-01	Merryman et al.	Applicant
US6714891(B2)	2004-03-01	Dendinger	Applicant
US6724684(B2)	2004-04-01	Kim	Applicant
US6731527(B2)	2004-05-01	Brown	Applicant
US6744687(B2)	2004-06-01	Koo et al.	Applicant
US6747887(B2)	2004-06-01	Halbert et al.	Applicant
US6751113(B2)	2004-06-01	Bhakta et al.	Applicant
US6751696(B2)	2004-06-01	Farmwald et al.	Applicant
US6754129(B2)	2004-06-01	Khateri et al.	Applicant
US6754132(B2)	2004-06-01	Kyung	Applicant
US6757751(B1)	2004-06-01	Gene	Applicant
US6762948(B2)	2004-07-01	Kyun et al.	Applicant
US6765812(B2)	2004-07-01	Anderson	Applicant
US6771526(B2)	2004-08-01	LaBerge	Applicant
US6772359(B2)	2004-08-01	Kwak et al.	Applicant
US6779097(B2)	2004-08-01	Gillingham et al.	Applicant
US6785767(B2)	2004-08-01	Coulson	Applicant
US6791877(B2)	2004-09-01	Miura et al.	Applicant
US6795899(B2)	2004-09-01	Dodd et al.	Applicant
US6799241(B2)	2004-09-01	Kahn et al.	Applicant
US6801989(B2)	2004-10-01	Johnson et al.	Applicant
US6807598(B2)	2004-10-01	Farmwald et al.	Applicant
US6807655(B1)	2004-10-01	Rehani et al.	Applicant
US6816991(B2)	2004-11-01	Sanghani	Applicant
US6819602(B2)	2004-11-01	Seo et al.	Applicant
US6819617(B2)	2004-11-01	Hwang et al.	Applicant
US6820163(B1)	2004-11-01	McCall et al.	Applicant
US6820169(B2)	2004-11-01	Wilcox et al.	Applicant
US6826104(B2)	2004-11-01	Kawaguchi et al.	Applicant
US6839290(B2)	2005-01-01	Ahmad et al.	Applicant
US6845055(B1)	2005-01-01	Koga et al.	Applicant
US6847582(B2)	2005-01-01	Pan	Applicant
US6850449(B2)	2005-02-01	Takahashi	Applicant
US6862202(B2)	2005-03-01	Schaefer	Applicant
US6862249(B2)	2005-03-01	Kyung	Applicant
US6862653(B1)	2005-03-01	Dodd et al.	Applicant
US6873534(B2)	2005-03-01	Bhakta et al.	Applicant
US6894933(B2)	2005-05-01	Kuzmenka et al.	Applicant
US6898683(B2)	2005-05-01	Nakamura	Applicant
US6908314(B2)	2005-06-01	Brown	Applicant
US6912778(B2)	2005-07-01	Ahn et al.	Applicant
US6917219(B2)	2005-07-01	New	Applicant
US6922371(B2)	2005-07-01	Takahashi et al.	Applicant
US6930900(B2)	2005-08-01	Bhakta et al.	Applicant
US6930903(B2)	2005-08-01	Bhakta et al.	Applicant
US6938119(B2)	2005-08-01	Kohn et al.	Applicant
US6961281(B2)	2005-11-01	Wong et al.	Applicant
US6968416(B2)	2005-11-01	Moy	Applicant
US6968419(B1)	2005-11-01	Holman	Applicant
US6970968(B1)	2005-11-01	Holman	Applicant
US6980021(B1)	2005-12-01	Srivastava et al.	Applicant
US6986118(B2)	2006-01-01	Dickman	Applicant
US6992501(B2)	2006-01-01	Rapport	Applicant
US6992950(B2)	2006-01-01	Foss et al.	Applicant
US7000062(B2)	2006-02-01	Perego et al.	Applicant
US7003618(B2)	2006-02-01	Perego et al.	Applicant
US7003639(B2)	2006-02-01	Tsern et al.	Applicant
US7007175(B2)	2006-02-01	Chang et al.	Applicant
US7010642(B2)	2006-03-01	Perego et al.	Applicant
US7010736(B1)	2006-03-01	Teh et al.	Applicant
US7024518(B2)	2006-04-01	Halbert et al.	Applicant
US7028234(B2)	2006-04-01	Huckaby et al.	Applicant
US7033861(B1)	2006-04-01	Partridge et al.	Applicant
US7035150(B2)	2006-04-01	Streif et al.	Applicant
US7046538(B2)	2006-05-01	Kinsley et al.	Applicant
US7058776(B2)	2006-06-01	Lee	Applicant
US7058863(B2)	2006-06-01	Kouchi et al.	Applicant
US7061784(B2)	2006-06-01	Jakobs et al.	Applicant
US7061823(B2)	2006-06-01	Faue et al.	Applicant
US7075175(B2)	2006-07-01	Kazi et al.	Applicant
US7079441(B1)	2006-07-01	Partsch et al.	Applicant
US7079446(B2)	2006-07-01	Murtagh et al.	Applicant
US7085152(B2)	2006-08-01	Ellis et al.	Applicant
US7085941(B2)	2006-08-01	Li	Applicant
US7089438(B2)	2006-08-01	Raad	Applicant
US7093101(B2)	2006-08-01	Aasheim et al.	Applicant
US7103730(B2)	2006-09-01	Saxena et al.	Applicant
US7120727(B2)	2006-10-01	Lee et al.	Applicant
US7126399(B1)	2006-10-01	Lee	Applicant
US7133960(B1)	2006-11-01	Thompson et al.	Applicant
US7136978(B2)	2006-11-01	Miura et al.	Applicant
US7149145(B2)	2006-12-01	Kim et al.	Applicant
US7149824(B2)	2006-12-01	Johnson	Applicant
US7173863(B2)	2007-02-01	Conley et al.	Applicant
US7200021(B2)	2007-04-01	Raghuram	Applicant
US7205789(B1)	2007-04-01	Karabatsos	Applicant
US7224595(B2)	2007-05-01	Dreps et al.	Applicant
US7228264(B2)	2007-06-01	Barrenscheen et al.	Applicant
US7233541(B2)	2007-06-01	Yamamoto et al.	Applicant
US7245541(B2)	2007-07-01	Janzen	Applicant
US7266639(B2)	2007-09-01	Raghuram	Applicant
US7269042(B2)	2007-09-01	Kinsley et al.	Applicant
US7269708(B2)	2007-09-01	Ware	Applicant
US7289386(B2)	2007-10-01	Bhakta et al.	Applicant
US7296754(B2)	2007-11-01	Nishizawa et al.	Applicant
US7299330(B2)	2007-11-01	Gillingham et al.	Applicant
US7307863(B2)	2007-12-01	Yen et al.	Applicant
US7363422(B2)	2008-04-01	Perego et al.	Applicant
US7379316(B2)	2008-05-01	Rajan	Applicant
US7386656(B2)	2008-06-01	Rajan et al.	Applicant
US7392338(B2)	2008-06-01	Rajan et al.	Applicant
US7408393(B1)	2008-08-01	Jain et al.	Applicant
US7409492(B2)	2008-08-01	Tanaka et al.	Applicant
US7464225(B2)	2008-12-01	Tsern	Applicant
US7472220(B2)	2008-12-01	Rajan et al.	Applicant
US7496777(B2)	2009-02-01	Kapil	Applicant
US7532537(B2)	2009-05-01	Solomon et al.	Applicant
US2001/0000822(A1)	2001-05-01	Dell et al.	Applicant
US2001/0021106(A1)	2001-09-01	Weber et al.	Applicant
US2001/0021137(A1)	2001-09-01	Kai et al.	Applicant
US2002/0019961(A1)	2002-02-01	Blodgett	Applicant
US2002/0034068(A1)	2002-03-01	Weber et al.	Applicant
US2002/0038405(A1)	2002-03-01	Leddige et al.	Applicant
US2002/0041507(A1)	2002-04-01	Woo et al.	Applicant
US2002/0051398(A1)	2002-05-01	Mizugaki	Applicant
US2002/0064073(A1)	2002-05-01	Chien	Applicant
US2002/0064083(A1)	2002-05-01	Ryu et al.	Applicant
US2002/0089831(A1)	2002-07-01	Forthun	Applicant
US2002/0124195(A1)	2002-09-01	Nizar	Applicant
US2002/0145900(A1)	2002-10-01	Schaefer	Applicant
US2002/0165706(A1)	2002-11-01	Raynham	Applicant
US2002/0174274(A1)	2002-11-01	Wu et al.	Applicant
US2002/0184438(A1)	2002-12-01	Usui	Applicant
US2003/0002262(A1)	2003-01-01	Benisek et al.	Applicant
US2003/0021175(A1)	2003-01-01	Tae Kwak	Applicant
US2003/0035312(A1)	2003-02-01	Halbert et al.	Applicant
US2003/0039158(A1)	2003-02-01	Horiguchi et al.	Applicant
US2003/0061458(A1)	2003-03-01	Wilcox et al.	Applicant
US2003/0093614(A1)	2003-05-01	Kohn et al.	Applicant
US2003/0101392(A1)	2003-05-01	Lee	Applicant
US2003/0105932(A1)	2003-06-01	David et al.	Applicant
US2003/0117875(A1)	2003-06-01	Lee et al.	Applicant
US2003/0126338(A1)	2003-07-01	Dodd et al.	Applicant
US2003/0131160(A1)	2003-07-01	Hampel et al.	Applicant
US2003/0145163(A1)	2003-07-01	Seo et al.	Applicant
US2003/0158995(A1)	2003-08-01	Lee et al.	Applicant
US2003/0182513(A1)	2003-09-01	Dodd et al.	Applicant
US2003/0189868(A1)	2003-10-01	Riesenman et al.	Applicant
US2003/0189870(A1)	2003-10-01	Wilcox	Applicant
US2003/0191888(A1)	2003-10-01	Klein	Applicant
US2003/0191915(A1)	2003-10-01	Saxena et al.	Applicant
US2003/0200382(A1)	2003-10-01	Wells et al.	Applicant
US2003/0200474(A1)	2003-10-01	Li	Applicant
US2003/0206476(A1)	2003-11-01	Joo	Applicant
US2003/0217303(A1)	2003-11-01	Chua-Eoan et al.	Applicant
US2003/0223290(A1)	2003-12-01	Park et al.	Applicant
US2003/0227798(A1)	2003-12-01	Pax	Applicant
US2003/0229821(A1)	2003-12-01	Ma	Applicant
US2003/0231540(A1)	2003-12-01	Lazar et al.	Applicant
US2003/0231542(A1)	2003-12-01	Zaharinova-Papazova et al.	Applicant
US2004/0027902(A1)	2004-02-01	Ooishi et al.	Applicant
US2004/0034732(A1)	2004-02-01	Valin et al.	Applicant
US2004/0037133(A1)	2004-02-01	Park et al.	Applicant
US2004/0044808(A1)	2004-03-01	Salmon et al.	Applicant
US2004/0047228(A1)	2004-03-01	Chen	Applicant
US2004/0057317(A1)	2004-03-01	Schaefer	Applicant
US2004/0064647(A1)	2004-04-01	DeWhitt et al.	Applicant
US2004/0064767(A1)	2004-04-01	Huckaby et al.	Applicant
US2004/0088475(A1)	2004-05-01	Streif et al.	Applicant
US2004/0117723(A1)	2004-06-01	Foss	Applicant
US2004/0123173(A1)	2004-06-01	Emberling et al.	Applicant
US2004/0125635(A1)	2004-07-01	Kuzmenka	Applicant
US2004/0133736(A1)	2004-07-01	Kyung	Applicant
US2004/0139359(A1)	2004-07-01	Samson et al.	Applicant
US2004/0145963(A1)	2004-07-01	Byon	Applicant
US2004/0151038(A1)	2004-08-01	Ruckerbauer et al.	Applicant
US2004/0174765(A1)	2004-09-01	Seo et al.	Applicant
US2004/0177079(A1)	2004-09-01	Gluhovsky et al.	Applicant
US2004/0178824(A1)	2004-09-01	Pan	Applicant
US2004/0184324(A1)	2004-09-01	Pax	Applicant
US2004/0186956(A1)	2004-09-01	Perego et al.	Applicant
US2004/0188704(A1)	2004-09-01	Halbert et al.	Applicant
US2004/0196732(A1)	2004-10-01	Lee	Applicant
US2004/0208173(A1)	2004-10-01	Di Gregorio	Applicant
US2004/0228166(A1)	2004-11-01	Braun et al.	Applicant
US2004/0228203(A1)	2004-11-01	Koo	Applicant
US2004/0230932(A1)	2004-11-01	Dickmann	Applicant
US2004/0256638(A1)	2004-12-01	Perego et al.	Applicant
US2004/0257847(A1)	2004-12-01	Matsui et al.	Applicant
US2004/0260957(A1)	2004-12-01	Jeddeloh et al.	Applicant
US2004/0264255(A1)	2004-12-01	Royer	Applicant
US2004/0268161(A1)	2004-12-01	Ross	Applicant
US2005/0018495(A1)	2005-01-01	Bhakta et al.	Applicant
US2005/0021874(A1)	2005-01-01	Georgiou et al.	Applicant
US2005/0024963(A1)	2005-02-01	Jakobs et al.	Applicant
US2005/0027928(A1)	2005-02-01	Avraham et al.	Applicant
US2005/0028038(A1)	2005-02-01	Pomaranski et al.	Applicant
US2005/0036350(A1)	2005-02-01	So et al.	Applicant
US2005/0041504(A1)	2005-02-01	Perego et al.	Applicant
US2005/0044303(A1)	2005-02-01	Perego et al.	Applicant
US2005/0044305(A1)	2005-02-01	Jakobs et al.	Applicant
US2005/0047192(A1)	2005-03-01	Matsui et al.	Applicant
US2005/0071543(A1)	2005-03-01	Ellis et al.	Applicant
US2005/0078532(A1)	2005-04-01	Ruckerbauer et al.	Applicant
US2005/0081085(A1)	2005-04-01	Ellis et al.	Applicant
US2005/0099834(A1)	2005-05-01	Funaba et al.	Applicant
US2005/0102590(A1)	2005-05-01	Norris et al.	Applicant
US2005/0105318(A1)	2005-05-01	Funaba et al.	Applicant
US2005/0132158(A1)	2005-06-01	Hampel et al.	Applicant
US2005/0138267(A1)	2005-06-01	Bains et al.	Applicant
US2005/0139977(A1)	2005-06-01	Nishio et al.	Applicant
US2005/0141199(A1)	2005-06-01	Chiou et al.	Applicant
US2005/0149662(A1)	2005-07-01	Perego	Applicant
US2005/0152212(A1)	2005-07-01	Yang et al.	Applicant
US2005/0156934(A1)	2005-07-01	Perego et al.	Applicant
US2005/0166026(A1)	2005-07-01	Ware et al.	Applicant
US2005/0193163(A1)	2005-09-01	Perego	Applicant
US2005/0194991(A1)	2005-09-01	Dour et al.	Applicant
US2005/0195629(A1)	2005-09-01	Leddige et al.	Applicant
US2005/0204111(A1)	2005-09-01	Natarajan	Applicant
US2005/0207255(A1)	2005-09-01	Perego et al.	Applicant
US2005/0210196(A1)	2005-09-01	Perego et al.	Applicant
US2005/0223179(A1)	2005-10-01	Perego et al.	Applicant
US2005/0224948(A1)	2005-10-01	Lee et al.	Applicant
US2005/0235119(A1)	2005-10-01	Sechrest et al.	Applicant
US2005/0235131(A1)	2005-10-01	Ware	Applicant
US2005/0237838(A1)	2005-10-01	Kwak et al.	Applicant
US2005/0243635(A1)	2005-11-01	Schaefer	Applicant
US2005/0249011(A1)	2005-11-01	Maeda	Applicant
US2005/0259504(A1)	2005-11-01	Murtugh et al.	Applicant
US2005/0265506(A1)	2005-12-01	Foss et al.	Applicant
US2005/0278474(A1)	2005-12-01	Perersen et al.	Applicant
US2005/0281123(A1)	2005-12-01	Bell et al.	Applicant
US2005/0283572(A1)	2005-12-01	Ishihara	Applicant
US2005/0285174(A1)	2005-12-01	Saito et al.	Applicant
US2005/0289292(A1)	2005-12-01	Morrow et al.	Applicant
US2005/0289317(A1)	2005-12-01	Liou et al.	Applicant
US2006/0002201(A1)	2006-01-01	Janzen	Applicant
US2006/0010339(A1)	2006-01-01	Klein	Applicant
US2006/0026484(A1)	2006-02-01	Hollums	Applicant
US2006/0039205(A1)	2006-02-01	Cornelius	Applicant
US2006/0041711(A1)	2006-02-01	Miura et al.	Applicant
US2006/0041730(A1)	2006-02-01	Larson	Applicant
US2006/0044909(A1)	2006-03-01	Kinsley et al.	Applicant
US2006/0044913(A1)	2006-03-01	Klein et al.	Applicant
US2006/0050574(A1)	2006-03-01	Streif et al.	Applicant
US2006/0056244(A1)	2006-03-01	Ware	Applicant
US2006/0067141(A1)	2006-03-01	Perego et al.	Applicant
US2006/0085616(A1)	2006-04-01	Zeighami et al.	Applicant
US2006/0090031(A1)	2006-04-01	Kirshenbaum et al.	Applicant
US2006/0090054(A1)	2006-04-01	Choi et al.	Applicant
US2006/0106951(A1)	2006-05-01	Bains	Applicant
US2006/0112214(A1)	2006-05-01	Yeh	Applicant
US2006/0117152(A1)	2006-06-01	Amidi et al.	Applicant
US2006/0117160(A1)	2006-06-01	Jackson et al.	Applicant
US2006/0120193(A1)	2006-06-01	Casper	Applicant
US2006/0123265(A1)	2006-06-01	Ruckerbauer et al.	Applicant
US2006/0126369(A1)	2006-06-01	Raghuram	Applicant
US2006/0129712(A1)	2006-06-01	Raghuram	Applicant
US2006/0129755(A1)	2006-06-01	Raghuram	Applicant
US2006/0133173(A1)	2006-06-01	Jain et al.	Applicant
US2006/0149982(A1)	2006-07-01	Vogt	Applicant
US2006/0176744(A1)	2006-08-01	Stave	Applicant
US2006/0179333(A1)	2006-08-01	Brittain et al.	Applicant
US2006/0179334(A1)	2006-08-01	Brittain et al.	Applicant
US2006/0181953(A1)	2006-08-01	Rotenberg et al.	Applicant
US2006/0198178(A1)	2006-09-01	Kinsley et al.	Applicant
US2006/0203590(A1)	2006-09-01	Mori et al.	Applicant
US2006/0206738(A1)	2006-09-01	Jeddeloh et al.	Applicant
US2006/0233012(A1)	2006-10-01	Sekiguchi et al.	Applicant
US2006/0248387(A1)	2006-11-01	Nicholson et al.	Applicant
US2006/0262586(A1)	2006-11-01	Solomon et al.	Applicant
US2006/0294295(A1)	2006-12-01	Fukuzo	Applicant
US2007/0050530(A1)	2007-03-01	Rajan	Applicant
US2007/0058471(A1)	2007-03-01	Rajan et al.	Applicant
US2007/0070669(A1)	2007-03-01	Tsern	Applicant
US2007/0088995(A1)	2007-04-01	Tsern et al.	Applicant
US2007/0106860(A1)	2007-05-01	Foster et al.	Examiner
US2007/0162700(A1)	2007-07-01	Fortin et al.	Applicant
US2007/0192563(A1)	2007-08-01	Rajan et al.	Applicant
US2007/0195613(A1)	2007-08-01	Rajan et al.	Applicant
US2007/0216445(A1)	2007-09-01	Raghavan et al.	Applicant
US2007/0247194(A1)	2007-10-01	Jain	Applicant
US2007/0288683(A1)	2007-12-01	Panabaker et al.	Applicant
US2007/0288686(A1)	2007-12-01	Arcedera et al.	Applicant
US2007/0288687(A1)	2007-12-01	Panabaker et al.	Applicant
US2008/0025108(A1)	2008-01-01	Rajan et al.	Applicant
US2008/0025136(A1)	2008-01-01	Rajan et al.	Applicant
US2008/0025137(A1)	2008-01-01	Rajan et al.	Applicant
US2008/0027702(A1)	2008-01-01	Rajan et al.	Applicant
US2008/0056014(A1)	2008-03-01	Rajan et al.	Applicant
US2008/0062773(A1)	2008-03-01	Rajan et al.	Applicant
US2008/0065820(A1)	2008-03-01	Gillingham et al.	Applicant
US2008/0120458(A1)	2008-05-01	Gillingham et al.	Applicant
US2008/0126690(A1)	2008-05-01	Rajan et al.	Applicant
DE102004051345	2006-05-01		Applicant
DE102004053316	2006-05-01		Applicant
DE102005036528	2007-02-01		Applicant
JP62121978	1987-06-01		Applicant
JP1171047	1989-07-01		Applicant
JP3-029357	1991-02-01		Applicant
JP3029357	1991-02-01		Applicant
JP3/276487	1991-12-01		Applicant
JP3286234	1991-12-01		Applicant
JP7-141870	1995-06-01		Applicant
JP8/077097	1996-03-01		Applicant
JP8077097	1996-03-01		Applicant
JP11-149775	1999-06-01		Applicant
JP2002025255	2002-01-01		Applicant
JP2006236388	2006-09-01		Applicant
KR1020040062717	2004-07-01		Applicant
WO95/05676	1995-02-01		Applicant
WO9900734	1999-01-01		Applicant
WO2007002324	2007-01-01		Applicant
WO2007/038225	2007-04-01		Applicant

Non-Patent Literature (24)

Kellerbauer “Die Schnelle Million,” with translation, “The quick million.”, 2008.Applicant
Wu et al., “eNVy: A Non-Volatile, Main Memory Storage System,” to appear in ASPLOS VI, 2008.Applicant
“Using Two Chip Selects to Enable Quad Rank,” IP.com PriorArtDatabase, copyright IP.com, Inc. 2004.Applicant
“BIOS and Kernel Developer's Guide (BKDG) for AMD Family 10h Processors,” AMD, 31116 Rev 3.00, Sep. 7, 2007.Applicant
Skerlj et al., “Buffer Device For Memory Modules (DIMM)” Qimonda 2006, p. 1, Sep. 9, 2008.Applicant
Written Opinion from PCT Application No. PCT/US06/24360 mailed on Jan. 8, 2007.Applicant
Preliminary Report On Patentability from PCT Application No. PCT/US06/24360 mailed on Jan. 10, 2008.Applicant
Written Opinion from International PCT Application No. PCT/US06/34390 mailed on Nov. 21, 2007.Applicant
International Search Report from PCT Application No. PCT/US06/34390 mailed on Nov. 21, 2007.Applicant
Office Action from U.S. Appl. No. 11/461,427 mailed on Sep. 5, 2008.Applicant
Final Office Action from U.S. Appl. No. 11/461,430 mailed on Sep. 8, 2008.Applicant
Notice of Allowance from U.S. Appl. No. 11/474,075 mailed on Nov. 26, 2008.Applicant
Office Action from U.S. Appl. No. 11/474,076 mailed on Nov. 3, 2008.Applicant
Office Action from U.S. Appl. No. 11/524,811 mailed on Sep. 17, 2008.Applicant
Non-final Office Action from U.S. Appl. No. 11/461,430 mailed on Feb. 19, 2009.Applicant
Final Office Action from U.S. Appl. No. 11/461,435 mailed on Jan. 28, 2009.Applicant
Non-final Office Action from U.S. Appl. No. 11/461,437 mailed on Jan. 26, 2009.Applicant
Non-final Office Action from U.S. Appl. No. 11/939,432 mailed on Feb. 6, 2009.Applicant
Wu et al., “eNVy: A Non-Volatile, Main Memory Storage System,” ASPLOS-VI Proceedings - Sixth International Conference on Architectural Support for Programming Languages and Operating Systems. San Jose, California, Oct. 4-7, 1994. SIGARCH Computer Architecture News 22(Special Issue Oct. 1994).Applicant
Form AO-120 as filed in U.S. Appl. No. 7,472,220 on Jun. 17, 2009.Applicant
German Office Action From German Patent Application No. 11 2006 002 300.4-55 Mailed Jun. 5, 2009 (With Translation).Applicant
Non-Final Office Action From U.S. Appl. No. 11/461,441 Mailed Apr. 2, 2009.Applicant
Non-Final Office Action From U.S. Appl. No. 12/111,819 Mailed Apr. 27, 2009.Applicant
Non-Final Office Action From U.S. Appl. No. 12/111,828 Mailed Apr. 17, 2009.Applicant

Abstract