US 8,370,566 B2Grant
System and method for increasing capacity, performance, and flexibility of flash storage
Issue Date:2013-02-05
•19 Claims
•11 Drawing Sheets
Abstract
In one embodiment, an interface circuit is configured to couple to one or more flash memory devices and is further configured to couple to a host system. The interface circuit is configured to present at least one virtual flash memory device to the host system, wherein the interface circuit is configured to implement the virtual flash memory device using the one or more flash memory devices to which the interface circuit is coupled.
Metadata
Assignee
- Google Inc.
Inventors
- Radoslav Danilak
- Michael J. S. Smith
- Suresh Rajan
Application Information
Application Number:US 13/276,212
Filing Date:2011-10-18
Priority Date:2006-10-05
Art Unit:2187
Classifications
IPC:
G06F12/00
Patent Drawings (11 sheets)
Description
Cross-Reference to Related Applications
[0001] This application is a continuation of and claims the benefit of priority to U.S. patent application Ser. No. 11/611,374, now U.S. Pat. No. 8,055,833, which was filed Dec. 15, 2006, which claimed the benefit of priority to U.S. Provisional Patent Application Ser. No. 60/849,631, filed on Oct. 5, 2006. Each of the prior applications is incorporated herein by reference in its entirety. However, insofar as any definitions, information used for claim interpretation, or other disclosure from the above identified application conflicts with that set forth herein, such definitions, information, etc. in the present application should apply.
Field of the Invention
[0002] The present invention relates to memory, and more particularly to enhanced capacity, performance, flexibility, and reliability in multiple flash memory circuit systems.
Background
[0003] Flash memory devices are gaining wide popularity and are used in many products such as MP3 players, USB storage keys, digital still cameras, even flash hard drives. These applications demand higher capacity, and higher performance while the marketplaces require ever lower and lower cost. The increase in flash capacity is limited by process technology, die size and production cost. Novel solutions are required to increase capacity, performance, and flexibility of flash while still resulting in cost effective implementations.
Brief Description of the Drawings
[0004] The following detailed description makes reference to the accompanying drawings, which are now briefly described.
[0005] FIG. 1 illustrates a block diagram of one embodiment of multiple flash memory devices connected to a flash interface circuit.
[0006] FIG. 2 illustrates the detailed connections between a flash interface circuit and flash memory devices for one embodiment.
[0007] FIG. 3 illustrates stacked assemblies having edge connections for one embodiment.
[0008] FIG. 4 illustrates one embodiment of a single die having a flash interface circuit and one or more flash memory circuits.
[0009] FIG. 5 illustrates an exploded view of one embodiment of a flash interface circuit.
[0010] FIG. 6 illustrates a block diagram of one embodiment of one or more MLC-type flash memory devices presented to the system as an SLC-type flash memory device through a flash interface circuit.
[0011] FIG. 7 illustrates one embodiment of a configuration block.
[0012] FIG. 8 illustrates one embodiment of a ROM block.
[0013] FIG. 9 illustrates one embodiment of a flash discovery block.
[0014] FIG. 10 is a flowchart illustrating one embodiment of a method of emulating one or more virtual flash memory devices using one or more physical flash memory devices having at least one differing attribute.
[0015] While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.
Detailed Description of Embodiments
[0016] This description includes numerous embodiments of flash devices and flash interface circuits. Embodiments are contemplated that include any combination of one or more of the features described below, including an embodiment that comprises all features described below. Embodiments including any subset or superset of the features and other features are also contemplated.
Flash Interface Circuit
[0017] FIG. 1 shows a block diagram of several flash memory devices 104A-104N connected to a system 106 by way of a flash interface circuit 102. The system 106 may include a flash memory controller 108 configured to interface to flash memory devices. The flash interface circuit 102 is a device which exposes multiple flash memory devices attached to the flash interface circuit 102 as at least one flash memory device to the rest of the system (e.g. the flash memory controller). The flash memory device(s) exposed to the rest of the system may be referred to as virtual flash memory device(s). One or more attributes of the virtual flash memory device(s) may differ from the attributes of the flash memory devices 104A-140N. Thus, the flash memory controller 108 may interface to the flash interface circuit 102 as if the flash interface circuit 102 were the virtual flash device(s). Internally, the flash interface circuit 102 translates a request from the system 106 into requests to flash memory devices 104A-104N and responses from flash memory devices 104A-104N into a response to the system 106. During discovery of flash configuration by the system 106, the flash interface circuit 102 presents modified information to the system 106. That is, the information presented by the flash interface circuit 102 during discovery differs in one or more aspects from the information that the flash memory devices 104A-104N would present during discovery.
[0018] FIG. 1 shows a block diagram of, for example, one or more small flash memory devices 104A-104N connected to a flash interface circuit 102. Also shown are exemplary connections of data bus & control signals between flash memory devices 104A-104N and a flash interface circuit 102. Also shown are exemplary data bus & control signals between the flash interface circuit 102 and a host system 106. In general, one more signals of the interface (address, data, and control) to the flash memory devices 104A-104N may be coupled to the flash interface circuit 102 and zero or more signals of the interface to the flash memory devices 104A-104N may be coupled to the system 106. In various embodiments, the flash interface circuit 102 may be coupled to all of the interface or a subset of the signals forming the interface. In FIG. 1 , the flash interface circuit 102 is coupled to L signals (where L is an integer greater than zero) and the system 106 is coupled to M signals (where M is an integer greater than or equal to zero). Similarly, the flash interface circuit 102 is coupled to S signals to the system 106 in FIG. 1 (where S is an integer greater than zero).
[0019] In one embodiment, the flash interface circuit 102 may expose a number of attached flash memory devices 104A-104N as a smaller number of flash memory devices having a larger storage capacity. For example, the flash interface circuit may expose 1, 2, 4, or 8 attached flash memory devices 104A-104N to the host system as 1, 2 or 4 flash memory devices. Embodiments are contemplated in which the same number of flash devices are attached and presented to the host system, or in which fewer flash devices are presented to the host system than are actually attached. Any number of devices may be attached and any number of devices may be presented to the host system by presentation to the system in a manner that differs in at least one respect from the presentation to the system that would occur in the absence of the flash interface circuit 102.
[0020] For example, the flash interface circuit 102 may provide vendor-specific protocol translation between attached flash memory devices and may present itself to host as a different type of flash, or a different configuration, or as a different vendor's flash device. In other embodiments, the flash interface circuit 102 may present a virtual configuration to the host system emulating one or more of the following attributes: a desired (smaller or larger) page size, a desired (wider or narrower) bus width, a desired (smaller or larger) block size, a desired redundant storage area (e.g. 16 bytes per 512 bytes), a desired plane size (e.g. 2 Gigabytes), a desired (faster) access time with slower attached devices, a desired cache size, a desired interleave configuration, auto configuration, and open NAND flash interface (ONFI).
[0021] Throughout this disclosure, the flash interface circuit may alternatively be termed a “flash interface circuit”, or a “flash interface device”. Throughout this disclosure, the flash memory chips may alternatively be termed “memory circuits”, or a “memory device”, or as “flash memory device”, or as “flash memory”.
[0022] FIG. 2 shows another embodiment with possible exemplary connections between the host system 204, the flash interface circuit 202 and the flash memory devices 206A-206D. In this example, all signals from the host system are received by the flash interface circuit before presentation to the flash memory devices. And all signals from the flash memory devices are received by the flash interface circuit before being presented to the host system 204. For example, address, control, and clock signals 208 and data signals 210 are shown in FIG. 2 . The control signals may include a variety of controls in different embodiments. For example, the control signals may include chip select signals, status signals, reset signals, busy signals, etc.
[0023] For the remainder of this disclosure, the flash interface circuit will be referred to. The flash interface circuit may be, in various embodiments, the flash interface circuit 102, the flash interface circuit 202, or other flash interface circuit embodiments (e.g. embodiments shown in FIGS. 3-6 ). Similarly, references to the system or the host system may be, in various embodiments, the host system 106, the host system 204, or other embodiments of the host system. The flash memory devices may be, in various embodiments, the flash memory devices 104A-104N, the flash memory devices 206A-206D, or other embodiments of flash memory devices.
Relocating Bad Blocks
[0024] A flash memory is typically divided into sub-units, portions, or blocks. The flash interface circuit can be used to manage relocation of one or more bad blocks in a flash memory device transparently to the system and applications. Some systems and applications may not be designed to deal with bad blocks since the error rates in single level NAND flash memory devices were typically small. This situation has, however, changed with multi-level NAND devices where error rates are considerably increased.
[0025] In one embodiment the flash interface circuit may detect the existence of a bad block by means of monitoring the error-correction and error-detection circuits. The error-correction and error-detection circuits may signal the flash interface circuit when errors are detected or corrected. The flash interface circuit may keep a count or counts of these errors. As an example, a threshold for the number of errors detected or corrected may be set. When the threshold is exceeded the flash interface circuit may consider certain region or regions of a flash memory as a bad block. In this case the flash memory may keep a translation table that is capable of translating a logical block location or number to a physical location or number. In some embodiments the flash interface circuit may keep a temporary copy of some or all of the translation tables on the flash memories. When a block is accessed by the system, the combination of the flash interface circuit and flash memory together with the translation tables may act to ensure that the physical memory location that is accessed is not in a bad block.
[0026] The error correction and/or error detection circuitry may be located in the host system, for example in a flash memory controller or other hardware. Alternatively, the error correction and/or error detection circuitry may be located in the flash interface circuit or in the flash memory devices themselves.
Increased ECC Protection
[0027] A flash memory controller is typically capable of performing error detection and correction by means of error-detection and correction codes. A type of code suitable for this purpose is an error-correcting code (ECC). Implementations of ECC may be found in Multi-Level Cell (MLC) devices, in Single-Level Cell (SLC) devices, or in any other flash memory devices.
[0028] In one embodiment, the flash interface circuit can itself generate and check the ECC instead of or in combination with, the flash memory controller. Moving some or all of the ECC functionality into a flash interface circuit enables the use of MLC flash memory devices in applications designed for the lower error rate of a SLC flash memory devices.
Flash Driver
[0029] A flash driver is typically a piece of software that resides in host memory and acts as a device driver for flash memory. A flash driver makes the flash memory appear to the host system as a read/write memory array. The flash driver supports basic file system functions (e.g. read, write, file open, file close etc.) and directory operation (e.g. create, open, close, copy etc.). The flash driver may also support a security protocol.
[0030] In one embodiment, the flash interface circuit can perform the functions of the flash driver (or a subset of the functions) instead of, or in combination with, the flash memory controller. Moving some or all of the flash driver functionality into a flash interface circuit enables the use of standard flash devices that do not have integrated flash driver capability and/or standard flash memory controllers that do not have integrated flash driver capability. Integrating the flash driver into the flash interface circuit may thus be more cost-effective.
Garbage Collection
[0031] Garbage collection is a term used in system design to refer to the process of using and then collecting, reclaiming, and reusing those areas of host memory. Flash file blocks may be marked as garbage so that they can be reclaimed and reused. Garbage collection in flash memory is the process of erasing these garbage blocks so that they may be reused. Garbage collection may be performed, for example, when the system is idle or after a read/write operation. Garbage collection may be, and generally is, performed as a software operation.
[0032] In one embodiment, the flash interface circuit can perform garbage collection instead of, or in combination with, the flash memory controller. Moving some or all of the garbage collection functionality into a flash interface circuit enables the use of standard flash devices that do not have integrated garbage collection capability and/or standard flash memory controllers that do not have integrated garbage collection capability. Integrating the garbage collection into the flash interface circuit may thus be more cost-effective.
Wear Leveling
[0033] The term leveling, and in particular the term wear leveling, refers to the process to spread read and write operations evenly across a memory system in order to avoid using one or more areas of memory heavily and thus run the risk of wearing out these areas of memory. A NAND flash often implements wear leveling to increase the write lifetime of a flash file system. To perform wear leveling, files may be moved in the flash device in order to ensure that all flash blocks are utilized relatively evenly. Wear leveling may be performed, for example, during garbage collection. Wear leveling may be, and generally is, performed as a software operation.
[0034] In one embodiment, the flash interface circuit can perform wear leveling instead of, or in combination with, the flash memory controller. Moving some or all of the wear leveling functionality into a flash interface circuit enables the use of standard flash devices that do not have integrated wear leveling capability and/or standard flash memory controllers that do not have integrated wear leveling capability. Integrating the wear leveling into the flash interface circuit may thus be more cost-effective.
Increasing Erase and Modify Bandwidth
[0035] Typically, flash memory has a low bandwidth (e.g. for read, erase and write operations, etc.) and high latency (e.g. for read and write operations) that are limits to system performance. One limitation to performance is the time required to erase the flash memory cells. Prior to writing new data into the flash memory cells, those cells are erased. Thus, writes are often delayed by the time consumed to erase data in the flash memory cells to be written.
[0036] In a first embodiment that improves erase performance, logic circuits in the flash interface circuit may perform a pre-erase operation (e.g. advanced scheduling of erase operations, etc.). The pre-erase operation may erase unused data in one or more blocks. Thus when a future write operation is requested the block is already pre-erased and associated time delay is avoided.
[0037] In a second embodiment that improves erase performance, data need not be pre-erased. In this case performance may still be improved by accepting transactions to a portion or portion(s) of the flash memory while erase operations of the portion or portion(s) is still in progress or even not yet started. The flash interface circuit may respond to the system that an erase operation of these portion(s) has been completed, despite the fact that it has not. Writes into these portion(s) may be buffered by the flash interface circuit and written to the portion(s) once the erase is completed.
Reducing Read Latency by Prefetching
[0038] In an embodiment that reduces read latency, logic circuits in the flash interface circuit may perform a prefetching operation. The flash interface circuit may read data from the flash memory ahead of a request by the system. Various prefetch algorithms may be applied to predict or anticipate system read requests including, but not limited to, sequential, stride based prefetch, or non-sequential prefetch algorithms. The prefetch algorithms may be based on observations of actual requests from the system, for example.
[0039] The flash interface circuit may store the prefetched data read from the flash memory devices in response to the prefetch operations. If a subsequent read request from the system is received, and the read request is for the prefetched data, the prefetched data may be returned by the flash interface circuit to the system without accessing the flash memory devices. In one embodiment, if the subsequent read request is received while the prefetch operation is outstanding, the flash interface circuit may provide the read data upon completion of the prefetch operation. In either case, read latency may be decreased.
Increasing Write Bandwidth
[0040] In an embodiment that improves write bandwidth, one or more flash memory devices may be connected to a flash interface circuit. The flash interface circuit may hold (e.g. buffer etc.) write requests in internal SRAM and write them into the multiple flash memory chips in an interleaved fashion (e.g. alternating etc.) thus increasing write bandwidth. The flash interface circuit may thus present itself to system as a monolithic flash memory with increased write bandwidth performance.
Increasing Bus Bandwidth
[0041] The flash memory interface protocol typically supports either an 8-bit or 16-bit bus. For an identical bus frequency of operation, a flash memory with a 16-bit bus may deliver up to twice as much bus bandwidth as a flash memory with an 8-bit bus. In an embodiment that improves the data bus bandwidth, the flash interface circuit may be connected to one or more flash memory devices. In this embodiment, the flash interface circuit may interleave one or more data busses. For example, the flash interface circuit may interleave two 8-bit busses to create a 16-bit bus using one 8-bit bus from each of two flash memory devices. Data is alternately written or read from each 8-bit bus in a time-interleaved fashion. The interleaving allows the flash interface circuit to present the two flash memories to the system as a 16-bit flash memory with up to twice the bus bandwidth of the flash memory devices connected to the flash interface circuit. In another embodiment, the flash interface circuit may use the data buses of the flash memory devices as a parallel data bus. For example, the address and control interface to the flash memory devices may be shared, and thus the same operation is presented to each flash memory device concurrently. The flash memory device may source or sink data on its portion of the parallel data bus. In either case, the effective data bus width may be N times the width of one flash memory device, where N is a positive integer equal to the number of flash memory devices.
Cross-Vendor Compatibility
[0042] The existing flash memory devices from different vendors may use similar, but not identical, interface protocols. These different protocols may or may not be compatible with each other. The protocols may be so different that it is difficult or impossible to design a flash memory controller that is capable of controlling all possible combinations of protocols. Therefore system designers must often design a flash memory controller to support a subset of all possible protocols, and thus a subset of flash memory vendors. The designers may thus lock themselves into a subset of available flash memory vendors, reducing choice and possibly resulting in a higher price that they must pay for flash memory.
[0043] In one embodiment that provides cross-vendor compatibility, the flash interface circuit may contain logic circuits that may translate between the different protocols that are in use by various flash memory vendors. In such an embodiment, the flash interface circuit may simulate a flash memory with a first protocol using one or more flash memory chips with a second protocol. The configuration of the type (e.g. version etc.) of protocol may be selected by the vendor or user (e.g. by using a bond-out option, fuses, e-fuses, etc.). Accordingly, the flash memory controller may be designed to support a specific protocol and that protocol may be selected in the flash interface circuit, independent of the protocol(s) implemented by the flash memory devices.
Protocol Translation
[0044] NAND flash memory devices use a certain NAND-flash-specific interface protocol. NOR flash memory devices use a different, NOR-flash-specific protocol. These different NAND and NOR protocols may not and generally are not compatible with each other. The protocols may be so different that it is difficult or impossible to design a flash memory controller that is capable of controlling both NAND and NOR protocols.
[0045] In one embodiment that provides compatibility with NOR flash, the flash interface circuit may contain logic circuits that may translate between the NAND protocols that are in use by the flash memory and a NOR protocol that interfaces to a host system or CPU. Similarly, an embodiment that provides compatibility with NAND flash may include a flash interface circuit that contains logic circuits to translate between the NOR protocols used by the flash memory and a NAND protocol that interfaces to a host system or CPU.
Backward Compatibility using Flash Memory Device Stacking
[0046] As new flash memory devices become available, it is often desirable or required to maintain pin interface compatibility with older generations of the flash memory device. For example a product may be designed to accommodate a certain capacity of flash memory that has an associated pin interface. It may then be required to produce a second generation of this product with a larger capacity of flash memory and yet keep as much of the design unchanged as possible. It may thus be desirable to present a common pin interface to a system that is compatible with multiple generations (e.g. successively larger capacity, etc.) of flash memory.
[0047] FIG. 3 shows one embodiment that provides such backward compatibility, the flash interface circuit 310 may be connected by electrical conductors 330 to multiple flash memory devices 320 in a package 300 having an array of pins 340 with a pin interface (e.g. pinout, array of pins, etc.) that is the same as an existing flash memory chip (e.g. standard pinout, JEDEC pinout, etc.). In this manner the flash interface circuit enables the replacement of flash memory devices in existing designs with a flash memory device that may have higher capacity, higher performance, lower cost, etc. The package 300 may also optionally include voltage conversion resistors or other voltage conversion circuitry to supply voltages for electrical interfaces of the flash interface circuit, if supply voltages of the flash devices differ from those of the flash interface circuit.
[0048] The pin interface implemented by pins 340, in one exemplary embodiment, may include a x8 input/output bus, a command latch enable, an address latch enable, one or more chip enables (e.g. 4), read and write enables, a write protect, one or more ready/busy outputs (e.g. 4), and power and ground connections. Other embodiments may have any other interface. The internal interface on conductors 330 may differ (e.g. a x16 interface), auto configuration controls, different numbers of chip enables and ready/busy outputs (e.g. 8), etc. Other interface signals may be similar (e.g. command and address latch enables, read and write enables, write protect, and power/ground connections).
[0049] In general, the stacked configuration shown in FIG. 3 may be used in any of the embodiments described herein.
Transparently Enabling Higher Capacity
[0050] In several of the embodiments that have been described above the flash interface circuit is used to simulate to the system the appearance of a first one (or more) flash memories from a second one (or more) flash memories that are connected to the flash interface circuit. The first one or more flash memories are said to be virtual. The second one or more flash memories are said to be physical. In such embodiments at least one aspect of the virtual flash memory may be different from the physical memory.
[0051] Typically, a flash memory controller obtains certain parameters, metrics, and other such similar information from the flash memory. Such information may include, for example, the capacity of the flash memory. Other examples of such parameters may include type of flash memory, vendor identification, model identification, modes of operation, system interface information, flash geometry information, timing parameters, voltage parameters, or other parameters that may be defined, for example, by the Common Flash Interface (CFI), available at the INTEL website, or other standard or non-standard flash interfaces. In several of the embodiments described, the flash interface circuit may translate between parameters of the virtual and physical devices. For example, the flash interface circuit may be connected to one or more physical flash memory devices of a first capacity. The flash interface circuit acts to simulate a virtual flash memory of a second capacity. The flash interface circuit may be capable of querying the attached one or more physical flash memories to obtain parameters, for example their capacities. The flash interface circuit may then compute the sum capacity of the attached flash memories and present a total capacity (which may or may not be the same as the sum capacity) in an appropriate form to the system. The flash interface circuit may contain logic circuits that translate requests from the system to requests and signals that may be directed to the one or more flash memories attached to flash interface circuit.
[0052] In another embodiment, the flash interface circuit transparently presents a higher capacity memory to the system. FIG. 3 shows a top view of a portion of one embodiment of a stacked package assembly 300. In the embodiment shown in FIG. 3 , stacking the flash memory devices on top of a flash interface circuit results in a package with a very small volume. Various embodiments may be tested and burned in before assembly. The package may be manufactured using existing assembly infrastructure, tested in advance of stack assembly and require significantly less raw material, in some embodiments. Other embodiments may include a radial configuration, rather than a stack, or any other desired assembly.
[0053] In the embodiment shown in FIG. 3 , the electrical connections between flash memory devices and the flash interface circuit are generally around the edge of the physical perimeter of the devices. In alternative embodiments the connections may be made through the devices, using through-wafer interconnect (TWI), for example. Other mechanisms for electrical connections are easily envisioned,
Integrated Flash Interface Circuit with One or More Flash Devices
[0054] In another embodiment, the flash interface circuit may be integrated with one or more flash devices onto a single monolithic semiconductor die. FIG. 4 shows a view of a die 400 including one or more flash memory circuits 410 and one or more flash interface circuits 420.
Flash Interface Circuit with Configuration and Translation
[0055] In the embodiment shown in FIG. 5 , flash interface circuit 500 includes an electrical interface to the host system 501, an electrical interface to the flash memory device(s) 502, configuration logic 503, a configuration block 504, a read-only memory (ROM) block 505, a flash discovery block 506, discovery logic 507, an address translation unit 508, and a unit for translations other than address translations 509. The electrical interface to the flash memory devices(s) 502 is coupled to the address translation unit 508, the other translations unit 509, and the L signals to the flash memory devices (e.g. as illustrated in FIG. 1 ). That is, the electrical interface 502 comprises the circuitry to drive and/or receive signals to/from the flash memory devices. The electrical interface to the host system 501 is coupled to the other translations unit 509, the address translation unit 508, and the signals to the host interface (S in FIG. 5 ). That is, the electrical interface 501 comprises the circuitry to drive and/or receive signals to/from the host system. The discovery logic 507 is coupled to the configuration logic 503, and one or both of logic 507 and 503 is coupled to the other translations unit 509 and the address translation unit 508. The flash discovery block 506 is coupled to the discovery logic 507, and the configuration block 504 and the ROM block 505 are coupled to the configuration logic 503. Generally, the logic 503 and 507 and the translation units 508 and 509 may be implemented in any desired fashion (combinatorial logic circuitry, pipelined circuitry, processor-based software, state machines, various other circuitry, and/or any combination of the foregoing). The blocks 504, 506, and 508 may comprise any storage circuitry (e.g. register files, random access memory, etc.).
[0056] The translation units 508 and 509 may translate host flash memory access and configuration requests into requests to one or more flash memory devices, and may translate flash memory replies to host system replies if needed. That is, the translation units 508 and 509 may be configured to modify requests provided from the host system based on differences between the virtual configuration presented by the interface circuit 500 to the host system and the physical configuration of the flash memory devices, as determined by the discovery logic 507 and/or the configuration logic 503 and stored in the configuration block 504 and/or the discovery block 506. The configuration block 504, the ROM block 505, and/or the flash discovery block 506 may store data identifying the physical and virtual configurations.
[0057] There are many techniques for determining the physical configuration, and various embodiments may implement one or more of the techniques. For example, configuration using a discovery process implemented by the discovery logic 507 is one technique. In one embodiment, the discovery (or auto configuration) technique may be selected using an auto configuration signal mentioned previously (e.g. strapping the signal to an active level, either high or low). Fixed configuration information may be programmed into the ROM block 505, in another technique. The selection of this technique may be implemented by strapping the auto configuration signal to an inactive level.
[0058] In one implementation, the configuration block (CB) 504 stores the virtual configuration. The configuration may be set during the discovery process, or may be loaded from ROM block 505. Thus, the ROM block 505 may store configuration data for the flash memory devices and/or configuration data for the virtual configuration.
[0059] The flash discovery block (FB) 306 may store configuration data discovered from attached flash memory devices. In one embodiment, if some information is not discoverable from attached flash memory devices, that information may be copied from ROM block 505.
[0060] The configuration block 504, the ROM block 505, and the discovery block 506 may store configuration data in any desired format and may include any desired configuration data, in various embodiments. Exemplary configurations of the configuration block 504, the ROM block 505, and the discovery block 506 are illustrated in FIGS. 7 , 8, and 9, respectively.
[0061] FIG. 7 is a table 700 illustrating one embodiment of configuration data stored in one embodiment of a configuration block 504. The configuration block 504 may comprise one or more instances of the configuration data in table 700 for various attached flash devices and for the virtual configuration. In the embodiment of FIG. 7 , the configuration data comprises 8 bytes of attributes, labeled 0 to 7 in FIG. 7 and having various bit fields as shown in FIG. 7 .
[0062] Byte zero includes a auto discover bit (AUTO), indicating whether or not auto discovery is used to identify the configuration data; an ONFI bit indicating if ONFI is supported; and a chips field (CHIPS) indicating how many chip selects are exposed (automatic, 1, 2, or 4 in this embodiment, although other variations are contemplated). Byte one is a code indicate the manufacturer (maker) of the device (or the maker reported to the host); and byte two is a device code identifying the particular device from that manufacturer.
[0063] Byte three includes a chip number field (CIPN) indicating the number of chips that are internal to flash memory system (e.g. stacked with the flash interface circuit or integrated on the same substrate as the interface circuit, in some embodiments). Byte three also includes a cell field (CELL) identifying the cell type, for embodiments that support multilevel cells. The simultaneously programmed field (SIMP) indicates the number of simultaneously programmed pages for the flash memory system. The interleave bit (INTRL) indicates whether or not chip interleave is supported, and the cache bit (CACHE) indicates whether or not caching is supported.
[0064] Byte four includes a page size field (PAGE), a redundancy size bit (RSIZE) indicating the amount of redundancy supported (e.g. 8 or 16 bytes of redundancy per 512 bytes, in this embodiment), bits (SMIN) indicating minimum timings for serial access, a block size field (BSIZE) indicating the block size, and an organization byte (ORG) indicating the data width organization (e.g. x8 or x16, in this embodiment, although other widths are contemplated). Byte five includes plane number and plane size fields (PLANE and PLSIZE). Some fields and bytes are reserved for future expansion.
[0065] It is noted that, while various bits are described above, multibit fields may also be used (e.g. to support additional variations for the described attribute). Similarly, a multibit field may be implemented as a single bit if fewer variations are supported for the corresponding attribute.
[0066] FIG. 8 is a table 800 of one embodiment of configuration data stored in the ROM block 505. The ROM block 505 may comprise one or more instances of the configuration data in table 800 for various attached flash devices and for the configuration presented to the host system. The configuration data, this embodiment, is a subset of the data stored in the configuration block. That is, bytes one to five are included. Byte 0 may be determined through discovery, and bytes 6 and 7 are reserved and therefore not needed in the ROM block 505 for this embodiment.
[0067] FIG. 9 is a table 900 of one embodiment of configuration data that may be stored in the discovery block 506. The discovery block 506 may comprise one or more instances of the configuration data in table 900 for various attached flash devices. The configuration data, this embodiment, is a subset of the data stored in the configuration block. That is, bytes zero to five are included (except for the AUTO bit, which is implied as a one in this case). Bytes 6 and 7 are reserved and therefore not needed in the discovery block 506 for this embodiment.
[0068] In one implementation, the discovery information is discovered using one or more read operations to the attached flash memory devices, initiated by the discovery logic 507. For example, a read cycle may be used to test if ONFI is enabled for one or more of the attached devices. The test results may be recorded in the ONFI bit of the discovery block. Another read cycle or cycles may test for the number of flash chips; and the result may be recorded in the CHIPS field. Remaining attributes may be discovered by reading the ID definition table in the attached devices. In one embodiment the attached flash chips may have the same attributes. Alternatively, multiple instances of the configuration data may be stored in the discovery block 506 and various attached flash memory devices may have differing attributes.
[0069] As mentioned above, the address translation unit 508 may translate addresses between the host and the flash memory devices. In one embodiment, the minimum page size is 1 kilobyte (KB). In another embodiment the page size is 8 KB. In yet another embodiment the page size is 2 KB. Generally, the address bits may be transmitted to the flash interface circuit over several transfers (e.g. 5 transfers, in one embodiment). In a five transfer embodiment, the first two transfers comprise the address bits for the column address, low order address bits first (e.g. 11 bits for a 1 KB page up to 14 bits for an 8 KB page). The last three transfers comprise the row address, low order bits first.
[0070] In one implementation, an internal address format for the flash interface circuit comprises a valid bit indicating whether or not a request is being transmitted; a device field identifying the addressed flash memory device; a plane field identifying a plane within the device, a block field identifying the block number within the plane; a page number identifying a page within the block; a redundant bit indicating whether or not the redundant area is being addressed, and column address field containing the column address.
[0071] In one embodiment, a host address is translated to the internal address format according the following rules (where CB_[label] corresponds to fields in FIG. 7 ):
[0072]
| COL[7:0] = Cycle[1][7:0]; | |||
| COL[12:8] = Cycle[2][4:0]; | |||
| R = CB_PAGE == 0 ? Cycle[2][2] | |||
| : CB_PAGE == 1 ? | Cycle[2][3] | ||
| : CB_PAGE == 2 ? | Cycle[2][4] | ||
| : | Cycle[2][5]; | ||
| // block 64,128,256,512K / page 1,2,4,8K | |||
| PW[2:0] = CB_BSIZE == 0 && CB_PAGE == 0 ? | 6−6 // 0 | ||
| : CB_BSIZE == 0 && CB_PAGE == 1 ? | 5−6 // −1 | ||
| : CB_BSIZE == 0 && CB_PAGE == 2 ? | 4−6 // −2 | ||
| : CB_BSIZE == 0 && CB_PAGE == 3 ? | 3−6 // −3 | ||
| : CB_BSIZE == 1 && CB_PAGE == 0 ? | 7−6 // 1 | ||
| : CB_BSIZE == 1 && CB_PAGE == 1 ? | 6−6 // 0 | ||
| : CB_BSIZE == 1 && CB_PAGE == 2 ? | 5−6 // −1 | ||
| : CB_BSIZE == 1 && CB_PAGE == 3 ? | 4−6 // −2 | ||
| : CB_BSIZE == 2 && CB_PAGE == 0 ? | 8−6 // 2 | ||
| : CB_BSIZE == 2 && CB_PAGE == 1 ? | 7−6 // 1 | ||
| : CB_BSIZE == 2 && CB_PAGE == 2 ? | 6−6 // 0 | ||
| : CB_BSIZE == 2 && CB_PAGE == 3 ? | 5−6 // −1 | ||
| : CB_BSIZE == 3 && CB_PAGE == 0 ? | 9−6 // 3 | ||
| : CB_BSIZE == 3 && CB_PAGE == 1 ? | 8−6 // 2 | ||
| : CB_BSIZE == 3 && CB_PAGE == 2 ? | 7−6 // 1 | ||
| : | 6−6;// 0 | ||
| PW[2:0] = CB_BSIZE − CB_PAGE; | // same as above | ||
| PAGE = PW == −3 ? {5′b0, | Cycle[3][2:0]} | ||
| : PW == −2 ? | {4′b0, Cycle[3][3:0]} | ||
| : PW == −1 ? | {3′b0, Cycle[3][4:0]} | ||
| : PW == 0 ? | {2′b0, Cycle[3][5:0]} | ||
| : PW == 1 ? | {1′b0, Cycle[3][6:0]} | ||
| : PW == 2 ? | { Cycle[3][7:0]} | ||
| : | {Cycle[4][0], Cycle[3][7:0]}; | ||
| BLOCK = PW == −3 ? { | Cycle[5], Cycle[4], Cycle[3][7:3]} | ||
| : PW == −2 ? | {1′b0, Cycle[5], Cycle[4], Cycle[3][7:4]} | ||
| : PW == −1 ? | {2′b0, Cycle[5], Cycle[4], Cycle[3][7:5]} | ||
| : PW == 0 ? | {3′b0, Cycle[5], Cycle[4], Cycle[3][7:6]} | ||
| : PW == 1 ? | {4′b0, Cycle[5], Cycle[4], Cycle[3][7:7]} | ||
| : PW == 2 ? | {5′b0, Cycle[5], Cycle[4]} | ||
| : | {6′b0, Cycle[5], Cycle[4][7:1]}; | ||
| // CB_PLSIZE 64Mb = 0 .. 8Gb = 7 or 8MB .. 1GB | |||
| PB[3:0] = CB_PLSIZE − CB_PAGE; // PLANE_SIZE / PAGE_SIZE | |||
| PLANE = PB == −3 ? {10′b0, BLOCK[20:11]} | |||
| : PB == −2 ? | { 9′b0, BLOCK[20:10]} | ||
| : PB == −1 ? | { 8′b0, BLOCK[20:9]} | ||
| : PB == 0 ? | { 7′b0, BLOCK[20:8]} | ||
| : PB == 1 ? | { 6′b0, BLOCK[20:7]} | ||
| : PB == 2 ? | { 5′b0, BLOCK[20:6]} | ||
| : PB == 3 ? | { 4′b0, BLOCK[20:5]} | ||
| : PB == 4 ? | { 3′b0, BLOCK[20:4]} | ||
| : PB == 5 ? | { 2′b0, BLOCK[20:3]} | ||
| : PB == 6 ? | { 1′b0, BLOCK[20:2]} | ||
| : | { | BLOCK[20:1]}; | |
| DEV = CE1_ == 1′b0 ? 2′d 0; | |||
| : CE2_ == 1′b0 ? 2′d 1 | |||
| : CE3_ == 1′b0 ? 2′d 2 | |||
| : CE4_ == 1′b0 ? 2′d 3 | |||
| : 2′d 0; | |||
[0073] Similarly, the translation from the internal address format to an address to be transmitted to the attached flash devices may be performed according to the following rules (where CB_[label] corresponds to fields in FIG. 9 ):
[0074]
| Cycle[1][7:0] = COL[7:0]; | ||
| Cycle[2][7:0] = FB_PAGE == 0 ? {5′b0, R, COL[ 9:8]} | ||
| : FB_PAGE == 1 ? | {4′b0, R, COL[10:8]} | |
| : FB_PAGE == 2 ? | {3′b0, R, COL[11:8]} | |
| : | {2′b0, R, COL[12:8]}; | |
| Cycle[3][7:0] = PAGE[7:0]; | ||
| Cycle[3][0] = PAGE[8]; | ||
| BLOCK[ ] = CB_PAGE == 0 ? Cycle[ ][ ] : | ||
| CB_PAGE == 1 ? | Cycle[ ][ ] : | |
| CB_PAGE == 2 ? | Cycle[ ][ ] : | |
| Cycle[ ][ ] : ; | ||
| PLANE = TBD | ||
| FCE1_ = !(DEV == 0 && VALID); | ||
| FCE2_ = !(DEV == 1 && VALID); | ||
| FCE3_ = !(DEV == 2 && VALID); | ||
| FCE4_ = !(DEV == 3 && VALID); | ||
| FCE5_ = !(DEV == 4 && VALID); | ||
| FCE6_ = !(DEV == 5 && VALID); | ||
| FCE7_ = !(DEV == 6 && VALID); | ||
| FCE8_ = !(DEV == 7 && VALID); | ||
[0075] Other translations that may be performed by the other translations unit 509 may include a test to ensure that the amount of configured memory reported to the host is the same as or less than the amount of physically-attached memory. Addition, if the configured page size reported to the host is different than the discovered page size in the attached devices, a translation may be performed by the other translations unit 509. For example, if the configured page size is larger than the discovered page size, the memory request may be performed to multiple flash memory devices to form a page of the configured size. If the configured page size is larger than the discovered page size multiplied by the number of flash memory devices, the request may be performed as multiple operations to multiple pages on each device to form a page of the configured size. Similarly, if the redundant area size differs between the configured size reported to the host and the attached flash devices, the other translation unit 509 may concatenate two blocks and their redundant areas. If the organization reported to the host is narrower than the organization of the attached devices, the translation unit 509 may select a byte or bytes from the data provided by the attached devices to be output as the data for the request.
Presentation Translation
[0076] In the embodiment of FIG. 6 , some or all signals of a multi-level cell (MLC) flash device 603 pass through a flash interface circuit 602 disposed between the MLC flash device and the system 601. In this embodiment, the flash interface circuit presents to the system as a single level cell (SLC)-type flash memory device. Specifically, the values representative of an SLC-type flash memory device appear coded into a configuration block that is presented to the system. In the illustrated embodiment, some MLC signals are presented to the system 601. In other embodiments, all MLC signals are received by the flash interface circuit 602 and are converted to SLC signals for interface to the system 601.
Power Supply
[0077] In some of the embodiments described above it is necessary to electrically connect one of more flash memory chips and one of more flash interface circuits to a system. These components may or may not be capable of operating from the same supply voltage. If, for example, the supply voltages of portion(s) the flash memory and portions(s) flash interface circuit are different, there are many techniques for either translating the supply voltage and/or translating the logic levels of the interconnecting signals. For example, since the supply currents required for portion(s) (e.g. core logic circuits, etc.) of the flash memory and/or portion(s) (e.g. core logic circuits, etc.) of the flash interface circuit may be relatively low (e.g. of the order of several milliamperes, etc.), a resistor (used as a voltage conversion resistor) may be used to translate between a higher voltage supply level and a lower logic supply level. Alternatively, a switching voltage regulator may be used to translate supply voltage levels. In other embodiments it may be possible to use different features of the integrated circuit process to enable or eliminate voltage and level translation. Thus for example, in one technique it may be possible to employ the I/O transistors as logic transistors, thus eliminating the need for voltage translation. In a similar fashion because the speed requirement for the flash interface circuit are relatively low (e.g. currently of the order of several tens of megaHertz, etc.) a relatively older process technology (e.g. currently 0.25 micron, 0.35 micron, etc) may be employed for the flash interface circuit compared to the technology of the flash memory (e.g. 70 nm, 110 nm, etc.). Or in another embodiment a process that provides transistors that are capable of operating at multiple supply voltages may be employed.
[0078] FIG. 10 is a flowchart illustrating one embodiment of a method of emulating one or more virtual flash memory devices using one or more physical flash memory devices having at least one differing attribute. The method may be implemented, e.g., in the flash interface circuit embodiments described herein.
[0079] After power up, the flash interface circuit may wait for the host system to attempt flash discovery (decision block 1001). When flash discovery is requested from the host (decision block 1001, “yes” leg), the flash interface circuit may perform device discovery/configuration for the physical flash memory devices coupled to the flash interface circuit (block 1002). Alternatively, the flash interface circuit may configure the physical flash memory devices before receiving the host discovery request. The flash interface circuit may determine the virtual configuration based on the discovered flash memory devices and/or other data (e.g. ROM data) (block 1003). The flash interface circuit may report the virtual configuration to the host (block 1004), thus exposing the virtual configuration to the host rather than the physical configuration.
[0080] For each host access (decision block 1005), the flash interface circuit may translate the request into one or more physical flash memory device accesses (block 1006), emulate attributes of the virtual configuration that differ from the physical flash memory devices (block 1007), and return an appropriate response to the request to the host (block 1008).
[0081] The above description, at various points, refers to a flash memory controller. The flash memory controller may be part of the host system, in one embodiment (e.g. the flash memory controller 108 shown in FIG. 1 ). That is, the flash interface circuit may be between the flash memory controller and the flash memory devices (although some signals may be directly coupled between the system and the flash memory devices, e.g. as shown in FIG. 1 ). For example, certain small processors for embedded applications may include a flash memory interface. Alternatively, larger systems may include a flash memory interface in a chipset, such as in a bus bridge or other bridge device.
[0082] In various contemplated embodiments, an interface circuit may be configured to couple to one or more flash memory devices and may be further configured to couple to a host system. The interface circuit is configured to present at least one virtual flash memory device to the host system, and the interface circuit is configured to implement the virtual flash memory device using the one or more flash memory devices to which the interface circuit is coupled. In one embodiment, the virtual flash memory device differs from the one or more flash memory devices in at least one aspect (or attribute). In one embodiment, the interface circuit is configured to translate a protocol implemented by the host system to a protocol implemented by the one or more flash memory devices, and the interface circuit may further be configured to translate the protocol implemented by the one or more flash memory devices to the protocol implemented by the host system. Either protocol may be a NAND protocol or a NOR protocol, in some embodiments. In one embodiment, the virtual flash memory device is pin-compatible with a standard pin interface and the one or more flash memories are not pin-compatible with the standard pin interface. In one embodiment, the interface circuit further comprises at least one error detection circuit configured to detect errors in data from the one or more flash memory devices. The interface circuit may still further comprise at least one error correction circuit configured to correct a detected error prior to forwarding the data to the host system. In an embodiment, the interface circuit is configured to implement wear leveling operations in the one or more flash memory devices. In an embodiment, the interface circuit comprises a prefetch circuit configured to generate one or more prefetch operations to read data from the one or more flash memory devices. In one embodiment, the virtual flash memory device comprises a data bus having a width equal to N times a width of a data bus of any one of the one or more flash devices, wherein N is an integer greater than one. In one embodiment, the interface circuit is configured to interleave data on the buses of the one or more flash memory devices to implement the data bus of the virtual flash memory device. In another embodiment, the interface circuit is configured to operate the data buses of the one or more flash memory devices in parallel to implement the data bus of the virtual flash memory device. In an embodiment, the virtual flash memory device has a bandwidth that exceeds a bandwidth of the one or more flash memory devices. In one embodiment, the virtual flash memory device has a latency that is less than the latency of the one or more flash memory devices. In an embodiment, the flash memory device is a multi-level cell (MLC) flash device, and the virtual flash memory device presented to the host system is a single-level cell (SLC) flash device.
[0083] Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.
Claims
What is claimed is:
1. An interface circuit configured to couple to one or more flash memory devices, each having a respective capacity, and further configured to couple to a host system, the interface circuit comprising:
a read-only memory (ROM) storing fixed configuration information associated with the one or more flash memory devices; and
discovery logic configured to:
detect a physical configuration of the one or more flash memory devices, and determine a virtual configuration for the one or more flash memory devices based on, at least in part, the detected physical configuration and based on, at least in part, the fixed configuration information stored in the ROM; and
configuration logic configured to:
store the virtual configuration as a virtual flash memory device having a capacity.
2. The interface circuit as recited in claim 1 wherein the virtual flash memory device has a capacity greater than the capacity of any one of the one or more flash memory devices.
3. The interface circuit as recited in claim 1 wherein the virtual flash memory device has a capacity equal to a sum of the capacities of the one or more flash memory devices.
4. The interface circuit as recited in claim 1 wherein the interface circuit is configured to compute a parameter of the virtual flash memory device.
5. The interface circuit as recited in claim 4 wherein the parameter is reported to the host system.
6. The interface circuit as recited in claim 1 wherein the interface circuit is configured to translate a protocol implemented by the host system to a protocol implemented by the one or more flash memory devices.
7. The interface circuit as recited in claim 1 wherein the interface circuit is configured to detect a block of bad data locations in the virtual flash memory device and to remap addresses in the block from a one set of storage locations in the one or more flash memory devices to a different set of storage locations in the one or more flash memory devices.
8. The interface circuit as recited in claim 1 wherein the interface circuit is configured to generate an erasure operation independent of a write operation.
9. The interface circuit as recited in claim 8 wherein the erasure operation erases a block in the one of the one or more flash memory devices, wherein the block has been marked as garbage for garbage collection.
10. The interface circuit as recited in claim 8 wherein the erasure operation is generated by the interface circuit to pre-erase unused blocks in the one or more flash memory devices.
11. The interface circuit as recited in claim 1 further comprising one or more buffers configured to store write operations provided by the host system, wherein the interface circuit is configured to report that an erasure operation corresponding to a write operation has completed prior to actual completion of the erasure operation, and wherein the interface circuit is configured to store the write operation in the buffer until the erasure operation is actually complete.
12. The interface circuit as recited in claim 1 further comprising a translation unit configured to receive a request from the host system to access at least one of the one or more flash memory devices, wherein information associated with the request is based on the virtual configuration for the one or more virtual flash memory devices, and translate the request received from the host system to a translated request that includes information associated with the physical configuration for the one or more flash memory devices.
13. The interface circuit as recited in claim 1 wherein the configuration logic is further configured to present a first standard interface to the host system and to provide a second interface to the one or more flash memory devices that differ from the first standard interface.
14. An apparatus comprising:
one or more flash memory devices; and
an interface circuit coupled to the one or more flash memory devices and further configured to couple to a host system, wherein the interface circuit comprises:
a read-only memory (ROM) storing fixed configuration information associated with the one or more flash memory devices; and
discovery logic configured to:
detect a physical configuration for the one or more flash memory devices, and determine a virtual configuration for the one or more flash memory devices based on, at least in part, the detected physical configuration and based on, at least in part, the fixed configuration information stored in the ROM; and
configuration logic configured to:
store the virtual configuration as a virtual flash memory device.
15. The apparatus as recited in claim 14 wherein the interface circuit and the one or more flash memory devices are stacked.
16. The apparatus as recited in claim 14 wherein the one or more flash memory devices and the interface circuit are integrated onto a single semiconductor substrate.
17. The apparatus as recited in claim 14 wherein the interface circuit further comprises a translation unit configured to receive a request from the host system to access at least one of the one or more flash memory devices, wherein information associated with the request is based on the virtual configuration for the one or more virtual flash memory devices, and translate the request received from the host system to a translated request that includes information associated with the physical configuration for the one or more flash memory devices.
18. The apparatus as recited in claim 14 wherein the configuration logic is further configured to present a first standard interface to the host system and to provide a second interface to the one or more flash memory devices that differ from the first standard interface.
19. The apparatus as recited in claim 18 wherein the first standard interface is pin-compatible with a previous generation of flash memory devices.
Patent Citations (847)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3800292(A) | 1974-03-01 | Curley et al. | Applicant |
| US4069452(A) | 1978-01-01 | Conway et al. | Applicant |
| US4323965(A) | 1982-04-01 | Johnson et al. | Applicant |
| US4334307(A) | 1982-06-01 | Bourgeois et al. | Applicant |
| US4345319(A) | 1982-08-01 | Bernardini et al. | Applicant |
| US4392212(A) | 1983-07-01 | Miyasaka et al. | Applicant |
| US4525921(A) | 1985-07-01 | Carson et al. | Applicant |
| US4566082(A) | 1986-01-01 | Anderson | Applicant |
| US4592019(A) | 1986-05-01 | Huang et al. | Applicant |
| US4646128(A) | 1987-02-01 | Carson et al. | Applicant |
| US4698748(A) | 1987-10-01 | Juzswik et al. | Applicant |
| US4706166(A) | 1987-11-01 | Go | Applicant |
| US4710903(A) | 1987-12-01 | Hereth et al. | Applicant |
| US4764846(A) | 1988-08-01 | Go | Applicant |
| US4780843(A) | 1988-10-01 | Tietjen | Applicant |
| US4794597(A) | 1988-12-01 | Ooba et al. | Applicant |
| US4796232(A) | 1989-01-01 | House | Applicant |
| US4807191(A) | 1989-02-01 | Flannagan | Applicant |
| US4841440(A) | 1989-06-01 | Yonezu et al. | Applicant |
| US4862347(A) | 1989-08-01 | Rudy | Applicant |
| US4884237(A) | 1989-11-01 | Mueller et al. | Applicant |
| US4887240(A) | 1989-12-01 | Garverick et al. | Applicant |
| US4888687(A) | 1989-12-01 | Allison et al. | Applicant |
| US4899107(A) | 1990-02-01 | Corbett et al. | Applicant |
| US4912678(A) | 1990-03-01 | Mashiko | Applicant |
| US4922451(A) | 1990-05-01 | Lo et al. | Applicant |
| US4935734(A) | 1990-06-01 | Austin | Applicant |
| US4937791(A) | 1990-06-01 | Steele et al. | Applicant |
| US4956694(A) | 1990-09-01 | Eide | Applicant |
| US4982265(A) | 1991-01-01 | Watanabe et al. | Applicant |
| US4983533(A) | 1991-01-01 | Go | Applicant |
| US5025364(A) | 1991-06-01 | Zellmer | Applicant |
| US5072424(A) | 1991-12-01 | Brent et al. | Applicant |
| US5083266(A) | 1992-01-01 | Watanabe | Applicant |
| US5104820(A) | 1992-04-01 | Go et al. | Applicant |
| US5193072(A) | 1993-03-01 | Frenkil et al. | Applicant |
| US5212666(A) | 1993-05-01 | Takeda | Applicant |
| US5220672(A) | 1993-06-01 | Nakao et al. | Applicant |
| US5241266(A) | 1993-08-01 | Ahmad et al. | Applicant |
| US5252807(A) | 1993-10-01 | Chizinsky | Applicant |
| US5257233(A) | 1993-10-01 | Schaefer | Applicant |
| US5278796(A) | 1994-01-01 | Tillinghast et al. | Applicant |
| US5282177(A) | 1994-01-01 | McLaury | Applicant |
| US5332922(A) | 1994-07-01 | Oguchi et al. | Applicant |
| US5347428(A) | 1994-09-01 | Carson et al. | Applicant |
| US5369749(A) | 1994-11-01 | Baker et al. | Applicant |
| US5384745(A) | 1995-01-01 | Konishi et al. | Applicant |
| US5388265(A) | 1995-02-01 | Volk | Applicant |
| US5390334(A) | 1995-02-01 | Harrison | Applicant |
| US5408190(A) | 1995-04-01 | Wood et al. | Applicant |
| US5432729(A) | 1995-07-01 | Carson et al. | Applicant |
| US5448511(A) | 1995-09-01 | Paurus et al. | Applicant |
| US5453434(A) | 1995-09-01 | Albaugh et al. | Applicant |
| US5467455(A) | 1995-11-01 | Gay et al. | Applicant |
| US5483497(A) | 1996-01-01 | Mochizuki et al. | Applicant |
| US5498886(A) | 1996-03-01 | Hsu et al. | Applicant |
| US5502333(A) | 1996-03-01 | Bertin et al. | Applicant |
| US5502667(A) | 1996-03-01 | Bertin et al. | Applicant |
| US5513135(A) | 1996-04-01 | Dell et al. | Applicant |
| US5513339(A) | 1996-04-01 | Agrawal et al. | Applicant |
| US5519832(A) | 1996-05-01 | Warchol | Applicant |
| US5526320(A) | 1996-06-01 | Zagar et al. | Applicant |
| US5530836(A) | 1996-06-01 | Busch et al. | Applicant |
| US5550781(A) | 1996-08-01 | Sugawara et al. | Applicant |
| US5559990(A) | 1996-09-01 | Cheng et al. | Applicant |
| US5561622(A) | 1996-10-01 | Bertin et al. | Applicant |
| US5563086(A) | 1996-10-01 | Bertin et al. | Applicant |
| US5566344(A) | 1996-10-01 | Hall et al. | Applicant |
| US5581498(A) | 1996-12-01 | Ludwig et al. | Applicant |
| US5581779(A) | 1996-12-01 | Hall et al. | Applicant |
| US5590071(A) | 1996-12-01 | Kolor et al. | Applicant |
| US5598376(A) | 1997-01-01 | Merritt et al. | Applicant |
| US5604714(A) | 1997-02-01 | Manning et al. | Applicant |
| US5606710(A) | 1997-02-01 | Hall et al. | Applicant |
| US5608262(A) | 1997-03-01 | Degani et al. | Applicant |
| US5610864(A) | 1997-03-01 | Manning | Applicant |
| US5623686(A) | 1997-04-01 | Hall et al. | Applicant |
| US5627791(A) | 1997-05-01 | Wright et al. | Applicant |
| US5640337(A) | 1997-06-01 | Huang et al. | Applicant |
| US5640364(A) | 1997-06-01 | Merritt et al. | Applicant |
| US5652724(A) | 1997-07-01 | Manning | Applicant |
| US5654204(A) | 1997-08-01 | Anderson | Applicant |
| US5661677(A) | 1997-08-01 | Rondeau et al. | Applicant |
| US5661695(A) | 1997-08-01 | Zagar et al. | Applicant |
| US5668773(A) | 1997-09-01 | Zagar et al. | Applicant |
| US5675549(A) | 1997-10-01 | Ong et al. | Applicant |
| US5680342(A) | 1997-10-01 | Frankeny | Applicant |
| US5682354(A) | 1997-10-01 | Manning | Applicant |
| US5692121(A) | 1997-11-01 | Bozso et al. | Applicant |
| US5692202(A) | 1997-11-01 | Kardach et al. | Applicant |
| US5696732(A) | 1997-12-01 | Zagar et al. | Applicant |
| US5702984(A) | 1997-12-01 | Bertin et al. | Applicant |
| US5703813(A) | 1997-12-01 | Manning et al. | Applicant |
| US5706247(A) | 1998-01-01 | Merritt et al. | Applicant |
| USRE35733(E) | 1998-02-01 | Hernandez et al. | Applicant |
| US5717654(A) | 1998-02-01 | Manning | Applicant |
| US5721859(A) | 1998-02-01 | Manning | Applicant |
| US5724288(A) | 1998-03-01 | Cloud et al. | Applicant |
| US5729503(A) | 1998-03-01 | Manning | Applicant |
| US5729504(A) | 1998-03-01 | Cowles | Applicant |
| US5742792(A) | 1998-04-01 | Yanai et al. | Applicant |
| US5748914(A) | 1998-05-01 | Barth et al. | Applicant |
| US5752045(A) | 1998-05-01 | Chen | Applicant |
| US5757703(A) | 1998-05-01 | Merritt et al. | Applicant |
| US5760478(A) | 1998-06-01 | Bozso et al. | Applicant |
| US5761703(A) | 1998-06-01 | Bolyn | Applicant |
| US5781766(A) | 1998-07-01 | Davis | Applicant |
| US5787457(A) | 1998-07-01 | Miller et al. | Applicant |
| US5798961(A) | 1998-08-01 | Heyden et al. | Applicant |
| US5802010(A) | 1998-09-01 | Zagar et al. | Applicant |
| US5802395(A) | 1998-09-01 | Connolly et al. | Applicant |
| US5802555(A) | 1998-09-01 | Shigeeda | Applicant |
| US5812488(A) | 1998-09-01 | Zagar et al. | Applicant |
| US5818788(A) | 1998-10-01 | Kimura et al. | Applicant |
| US5819065(A) | 1998-10-01 | Chilton et al. | Applicant |
| US5831833(A) | 1998-11-01 | Shirakawa et al. | Applicant |
| US5831931(A) | 1998-11-01 | Manning | Applicant |
| US5831932(A) | 1998-11-01 | Merritt et al. | Applicant |
| US5834838(A) | 1998-11-01 | Anderson | Applicant |
| US5835435(A) | 1998-11-01 | Bogin et al. | Applicant |
| US5838165(A) | 1998-11-01 | Chatter | Applicant |
| US5838177(A) | 1998-11-01 | Keeth | Applicant |
| US5841580(A) | 1998-11-01 | Farmwald et al. | Applicant |
| US5843799(A) | 1998-12-01 | Hsu et al. | Applicant |
| US5843807(A) | 1998-12-01 | Burns | Applicant |
| US5845108(A) | 1998-12-01 | Yoo et al. | Applicant |
| US5850368(A) | 1998-12-01 | Ong et al. | Applicant |
| US5859792(A) | 1999-01-01 | Rondeau et al. | Applicant |
| US5860106(A) | 1999-01-01 | Domen et al. | Applicant |
| US5870347(A) | 1999-02-01 | Keeth et al. | Applicant |
| US5870350(A) | 1999-02-01 | Bertin et al. | Applicant |
| US5872907(A) | 1999-02-01 | Griess et al. | Applicant |
| US5875142(A) | 1999-02-01 | Chevallier | Applicant |
| US5878279(A) | 1999-03-01 | Athenes | Applicant |
| US5884088(A) | 1999-03-01 | Kardach et al. | Applicant |
| US5901105(A) | 1999-05-01 | Ong et al. | Applicant |
| US5903500(A) | 1999-05-01 | Tsang et al. | Applicant |
| US5905688(A) | 1999-05-01 | Park | Applicant |
| US5907512(A) | 1999-05-01 | Parkinson et al. | Applicant |
| US5913072(A) | 1999-06-01 | Wieringa | Applicant |
| US5915105(A) | 1999-06-01 | Farmwald et al. | Applicant |
| US5915167(A) | 1999-06-01 | Leedy | Applicant |
| US5917758(A) | 1999-06-01 | Keeth | Applicant |
| US5923611(A) | 1999-07-01 | Ryan | Applicant |
| US5924111(A) | 1999-07-01 | Huang et al. | Applicant |
| US5926435(A) | 1999-07-01 | Park et al. | Applicant |
| US5929650(A) | 1999-07-01 | Pappert et al. | Applicant |
| US5943254(A) | 1999-08-01 | Bakeman, Jr. et al. | Applicant |
| US5946265(A) | 1999-08-01 | Cowles | Applicant |
| US5949254(A) | 1999-09-01 | Keeth | Applicant |
| US5953215(A) | 1999-09-01 | Karabatsos | Applicant |
| US5953263(A) | 1999-09-01 | Farmwald et al. | Applicant |
| US5954804(A) | 1999-09-01 | Farmwald et al. | Applicant |
| US5956233(A) | 1999-09-01 | Yew et al. | Applicant |
| US5962435(A) | 1999-10-01 | Mao et al. | Applicant |
| US5963429(A) | 1999-10-01 | Chen | Applicant |
| US5963463(A) | 1999-10-01 | Rondeau et al. | Applicant |
| US5963464(A) | 1999-10-01 | Dell et al. | Applicant |
| US5963504(A) | 1999-10-01 | Manning | Applicant |
| US5966724(A) | 1999-10-01 | Ryan | Applicant |
| US5966727(A) | 1999-10-01 | Nishino | Applicant |
| US5969996(A) | 1999-10-01 | Muranaka et al. | Applicant |
| US5973392(A) | 1999-10-01 | Senba et al. | Applicant |
| US5995424(A) | 1999-11-01 | Lawrence et al. | Applicant |
| US5995443(A) | 1999-11-01 | Farmwald et al. | Applicant |
| US6001671(A) | 1999-12-01 | Fjelstad | Applicant |
| US6002613(A) | 1999-12-01 | Cloud et al. | Applicant |
| US6002627(A) | 1999-12-01 | Chevallier | Applicant |
| US6014339(A) | 2000-01-01 | Kobayashi et al. | Applicant |
| US6016282(A) | 2000-01-01 | Keeth | Applicant |
| US6026050(A) | 2000-02-01 | Baker et al. | Applicant |
| US6029250(A) | 2000-02-01 | Keeth | Applicant |
| US6032214(A) | 2000-02-01 | Farmwald et al. | Applicant |
| US6032215(A) | 2000-02-01 | Farmwald et al. | Applicant |
| US6034916(A) | 2000-03-01 | Lee | Applicant |
| US6034918(A) | 2000-03-01 | Farmwald et al. | Applicant |
| US6035365(A) | 2000-03-01 | Farmwald et al. | Applicant |
| US6038195(A) | 2000-03-01 | Farmwald et al. | Applicant |
| US6038673(A) | 2000-03-01 | Benn et al. | Applicant |
| US6044032(A) | 2000-03-01 | Li | Applicant |
| US6047073(A) | 2000-04-01 | Norris et al. | Applicant |
| US6047344(A) | 2000-04-01 | Kawasumi et al. | Applicant |
| US6053948(A) | 2000-04-01 | Vaidyanathan et al. | Applicant |
| US6058451(A) | 2000-05-01 | Bermingham et al. | Applicant |
| US6065092(A) | 2000-05-01 | Roy | Applicant |
| US6069504(A) | 2000-05-01 | Keeth | Applicant |
| US6070217(A) | 2000-05-01 | Connolly et al. | Applicant |
| US6073223(A) | 2000-06-01 | McAllister et al. | Applicant |
| US6075730(A) | 2000-06-01 | Barth et al. | Applicant |
| US6075744(A) | 2000-06-01 | Tsern et al. | Applicant |
| US6078546(A) | 2000-06-01 | Lee | Applicant |
| US6079025(A) | 2000-06-01 | Fung | Applicant |
| US6084434(A) | 2000-07-01 | Keeth | Applicant |
| US6088290(A) | 2000-07-01 | Ohtake et al. | Applicant |
| US6091251(A) | 2000-07-01 | Wood et al. | Applicant |
| USRE36839(E) | 2000-08-01 | Simmons et al. | Applicant |
| US6101152(A) | 2000-08-01 | Farmwald et al. | Applicant |
| US6101564(A) | 2000-08-01 | Athenes et al. | Applicant |
| US6101612(A) | 2000-08-01 | Jeddeloh | Applicant |
| US6108795(A) | 2000-08-01 | Jeddeloh | Applicant |
| US6111812(A) | 2000-08-01 | Gans et al. | Applicant |
| US6125072(A) | 2000-09-01 | Wu | Applicant |
| US6134638(A) | 2000-10-01 | Olarig et al. | Applicant |
| US6154370(A) | 2000-11-01 | Degani et al. | Applicant |
| US6166991(A) | 2000-12-01 | Phelan | Applicant |
| US6181640(B1) | 2001-01-01 | Kang | Applicant |
| US6182184(B1) | 2001-01-01 | Farmwald et al. | Applicant |
| US6199151(B1) | 2001-03-01 | Williams et al. | Applicant |
| US6208168(B1) | 2001-03-01 | Rhee | Applicant |
| US6216246(B1) | 2001-04-01 | Shau | Applicant |
| US6222739(B1) | 2001-04-01 | Bhakta et al. | Applicant |
| US6226709(B1) | 2001-05-01 | Goodwin et al. | Applicant |
| US6226730(B1) | 2001-05-01 | Murdoch et al. | Applicant |
| US6233192(B1) | 2001-05-01 | Tanaka | Applicant |
| US6233650(B1) | 2001-05-01 | Johnson et al. | Applicant |
| US6240048(B1) | 2001-05-01 | Matsubara | Applicant |
| US6243282(B1) | 2001-06-01 | Rondeau et al. | Applicant |
| US6252807(B1) | 2001-06-01 | Suzuki et al. | Applicant |
| US6260097(B1) | 2001-07-01 | Farmwald et al. | Applicant |
| US6260154(B1) | 2001-07-01 | Jeddeloh | Applicant |
| US6262938(B1) | 2001-07-01 | Lee et al. | Applicant |
| US6266285(B1) | 2001-07-01 | Farmwald et al. | Applicant |
| US6266292(B1) | 2001-07-01 | Tsern et al. | Applicant |
| US6274395(B1) | 2001-08-01 | Weber | Applicant |
| US6279069(B1) | 2001-08-01 | Robinson et al. | Applicant |
| US6295572(B1) | 2001-09-01 | Wu | Applicant |
| US6298426(B1) | 2001-10-01 | Ajanovic | Applicant |
| US6304511(B1) | 2001-10-01 | Gans et al. | Applicant |
| US6307769(B1) | 2001-10-01 | Nuxoll et al. | Applicant |
| US6314051(B1) | 2001-11-01 | Farmwald et al. | Applicant |
| US6317352(B1) | 2001-11-01 | Halbert et al. | Applicant |
| US6317381(B1) | 2001-11-01 | Gans et al. | Applicant |
| US6324120(B2) | 2001-11-01 | Farmwald et al. | Applicant |
| US6326810(B1) | 2001-12-01 | Keeth | Applicant |
| US6327664(B1) | 2001-12-01 | Dell et al. | Applicant |
| US6330683(B1) | 2001-12-01 | Jeddeloh | Applicant |
| US6336174(B1) | 2002-01-01 | Li et al. | Applicant |
| US6338108(B1) | 2002-01-01 | Motomura | Applicant |
| US6338113(B1) | 2002-01-01 | Kubo et al. | Applicant |
| US6341347(B1) | 2002-01-01 | Joy et al. | Applicant |
| US6343019(B1) | 2002-01-01 | Jiang et al. | Applicant |
| US6343042(B1) | 2002-01-01 | Tsern et al. | Applicant |
| US6353561(B1) | 2002-03-01 | Funyu et al. | Applicant |
| US6356105(B1) | 2002-03-01 | Volk | Applicant |
| US6356500(B1) | 2002-03-01 | Cloud et al. | Applicant |
| US6362656(B2) | 2002-03-01 | Rhee | Applicant |
| US6363031(B2) | 2002-03-01 | Phelan | Applicant |
| US6378020(B2) | 2002-04-01 | Farmwald et al. | Applicant |
| US6381188(B1) | 2002-04-01 | Choi et al. | Applicant |
| US6381668(B1) | 2002-04-01 | Lunteren | Applicant |
| US6389514(B1) | 2002-05-01 | Rokicki | Applicant |
| US6392304(B1) | 2002-05-01 | Butler | Applicant |
| US6414868(B1) | 2002-07-01 | Wong et al. | Applicant |
| US6418034(B1) | 2002-07-01 | Weber et al. | Applicant |
| US6421754(B1) | 2002-07-01 | Kau et al. | Applicant |
| US6424532(B2) | 2002-07-01 | Kawamura | Applicant |
| US6426916(B2) | 2002-07-01 | Farmwald et al. | Applicant |
| US6429029(B1) | 2002-08-01 | Eldridge et al. | Applicant |
| US6430103(B2) | 2002-08-01 | Nakayama et al. | Applicant |
| US6437600(B1) | 2002-08-01 | Keeth | Applicant |
| US6438057(B1) | 2002-08-01 | Ruckerbauer | Applicant |
| US6442698(B2) | 2002-08-01 | Nizar | Applicant |
| US6445591(B1) | 2002-09-01 | Kwong | Applicant |
| US6452826(B1) | 2002-09-01 | Kim et al. | Applicant |
| US6452863(B2) | 2002-09-01 | Farmwald et al. | Applicant |
| US6453400(B1) | 2002-09-01 | Maesako et al. | Applicant |
| US6453402(B1) | 2002-09-01 | Jeddeloh | Applicant |
| US6453434(B2) | 2002-09-01 | Delp et al. | Applicant |
| US6455348(B1) | 2002-09-01 | Yamaguchi | Applicant |
| US6457095(B1) | 2002-09-01 | Volk | Applicant |
| US6459651(B1) | 2002-10-01 | Lee et al. | Applicant |
| US6473831(B1) | 2002-10-01 | Schade | Applicant |
| US6476476(B1) | 2002-11-01 | Glenn | Applicant |
| US6480929(B1) | 2002-11-01 | Gauthier et al. | Applicant |
| US6487102(B1) | 2002-11-01 | Halbert et al. | Applicant |
| US6489669(B2) | 2002-12-01 | Shimada et al. | Applicant |
| US6490161(B1) | 2002-12-01 | Johnson | Applicant |
| US6492726(B1) | 2002-12-01 | Quek et al. | Applicant |
| US6493789(B2) | 2002-12-01 | Ware et al. | Applicant |
| US6496440(B2) | 2002-12-01 | Manning | Applicant |
| US6496897(B2) | 2002-12-01 | Ware et al. | Applicant |
| US6498766(B2) | 2002-12-01 | Lee et al. | Applicant |
| US6510097(B2) | 2003-01-01 | Fukuyama | Applicant |
| US6510503(B2) | 2003-01-01 | Gillingham et al. | Applicant |
| US6512392(B2) | 2003-01-01 | Fleury et al. | Applicant |
| US6521984(B2) | 2003-02-01 | Matsuura | Applicant |
| US6526471(B1) | 2003-02-01 | Shimomura et al. | Applicant |
| US6526473(B1) | 2003-02-01 | Kim | Applicant |
| US6526484(B1) | 2003-02-01 | Stacovsky et al. | Applicant |
| US6545895(B1) | 2003-04-01 | Li et al. | Applicant |
| US6546446(B2) | 2003-04-01 | Farmwald et al. | Applicant |
| US6553450(B1) | 2003-04-01 | Dodd et al. | Applicant |
| US6560158(B2) | 2003-05-01 | Choi et al. | Applicant |
| US6563337(B2) | 2003-05-01 | Dour | Applicant |
| US6563759(B2) | 2003-05-01 | Yahata et al. | Applicant |
| US6564281(B2) | 2003-05-01 | Farmwald et al. | Applicant |
| US6564285(B1) | 2003-05-01 | Mills et al. | Applicant |
| US6574150(B2) | 2003-06-01 | Suyama et al. | Applicant |
| US6584037(B2) | 2003-06-01 | Farmwald et al. | Applicant |
| US6587912(B2) | 2003-07-01 | Leddige et al. | Applicant |
| US6590822(B2) | 2003-07-01 | Hwang et al. | Applicant |
| US6594770(B1) | 2003-07-01 | Sato et al. | Applicant |
| US6597616(B2) | 2003-07-01 | Tsern et al. | Applicant |
| US6597617(B2) | 2003-07-01 | Ooishi et al. | Applicant |
| US6614700(B2) | 2003-09-01 | Dietrich et al. | Applicant |
| US6618267(B1) | 2003-09-01 | Dalal et al. | Applicant |
| US6618791(B1) | 2003-09-01 | Dodd et al. | Applicant |
| US6621760(B1) | 2003-09-01 | Ahmad et al. | Applicant |
| US6628538(B2) | 2003-09-01 | Funaba et al. | Applicant |
| US6630729(B2) | 2003-10-01 | Huang | Applicant |
| US6631086(B1) | 2003-10-01 | Bill et al. | Applicant |
| US6639820(B1) | 2003-10-01 | Khandekar et al. | Applicant |
| US6646939(B2) | 2003-11-01 | Kwak | Applicant |
| US6650588(B2) | 2003-11-01 | Yamagata | Applicant |
| US6650594(B1) | 2003-11-01 | Lee et al. | Applicant |
| US6657634(B1) | 2003-12-01 | Sinclair et al. | Applicant |
| US6657918(B2) | 2003-12-01 | Foss et al. | Applicant |
| US6657919(B2) | 2003-12-01 | Foss et al. | Applicant |
| US6658016(B1) | 2003-12-01 | Dai et al. | Applicant |
| US6658530(B1) | 2003-12-01 | Robertson et al. | Applicant |
| US6659512(B1) | 2003-12-01 | Harper et al. | Applicant |
| US6664625(B2) | 2003-12-01 | Hiruma | Applicant |
| US6665224(B1) | 2003-12-01 | Lehmann et al. | Applicant |
| US6665227(B2) | 2003-12-01 | Fetzer | Applicant |
| US6668242(B1) | 2003-12-01 | Reynov et al. | Applicant |
| US6674154(B2) | 2004-01-01 | Minamio et al. | Applicant |
| US6683372(B1) | 2004-01-01 | Wong et al. | Applicant |
| US6684292(B2) | 2004-01-01 | Piccirillo et al. | Applicant |
| US6690191(B2) | 2004-02-01 | Wu et al. | Applicant |
| US6697295(B2) | 2004-02-01 | Farmwald et al. | Applicant |
| US6701446(B2) | 2004-03-01 | Tsern et al. | Applicant |
| US6705877(B1) | 2004-03-01 | Li et al. | Applicant |
| US6708144(B1) | 2004-03-01 | Merryman et al. | Applicant |
| US6710430(B2) | 2004-03-01 | Minamio et al. | Applicant |
| US6711043(B2) | 2004-03-01 | Friedman et al. | Applicant |
| US6713856(B2) | 2004-03-01 | Tsai et al. | Applicant |
| US6714891(B2) | 2004-03-01 | Dendinger | Applicant |
| US6724684(B2) | 2004-04-01 | Kim | Applicant |
| US6730540(B2) | 2004-05-01 | Siniaguine | Applicant |
| US6731009(B1) | 2004-05-01 | Jones et al. | Applicant |
| US6731527(B2) | 2004-05-01 | Brown | Applicant |
| US6742098(B1) | 2004-05-01 | Halbert et al. | Applicant |
| US6744687(B2) | 2004-06-01 | Koo et al. | Applicant |
| US6747887(B2) | 2004-06-01 | Halbert et al. | Applicant |
| US6751113(B2) | 2004-06-01 | Bhakta et al. | Applicant |
| US6751696(B2) | 2004-06-01 | Farmwald et al. | Applicant |
| US6754129(B2) | 2004-06-01 | Khatri et al. | Applicant |
| US6754132(B2) | 2004-06-01 | Kyung | Applicant |
| US6757751(B1) | 2004-06-01 | Gene | Applicant |
| US6762948(B2) | 2004-07-01 | Kyun et al. | Applicant |
| US6765812(B2) | 2004-07-01 | Anderson | Applicant |
| US6766469(B2) | 2004-07-01 | Larson et al. | Applicant |
| US6771526(B2) | 2004-08-01 | LaBerge | Applicant |
| US6772359(B2) | 2004-08-01 | Kwak et al. | Applicant |
| US6779097(B2) | 2004-08-01 | Gillingham et al. | Applicant |
| US6785767(B2) | 2004-08-01 | Coulson | Applicant |
| US6791877(B2) | 2004-09-01 | Miura et al. | Applicant |
| US6795899(B2) | 2004-09-01 | Dodd et al. | Applicant |
| US6799241(B2) | 2004-09-01 | Kahn et al. | Applicant |
| US6801989(B2) | 2004-10-01 | Johnson et al. | Applicant |
| US6807598(B2) | 2004-10-01 | Farmwald et al. | Applicant |
| US6807655(B1) | 2004-10-01 | Rehani et al. | Applicant |
| US6816991(B2) | 2004-11-01 | Sanghani | Applicant |
| US6819602(B2) | 2004-11-01 | Seo et al. | Applicant |
| US6819617(B2) | 2004-11-01 | Hwang et al. | Applicant |
| US6820163(B1) | 2004-11-01 | McCall et al. | Applicant |
| US6820169(B2) | 2004-11-01 | Wilcox et al. | Applicant |
| US6826104(B2) | 2004-11-01 | Kawaguchi et al. | Applicant |
| US6839290(B2) | 2005-01-01 | Ahmad et al. | Applicant |
| US6844754(B2) | 2005-01-01 | Yamagata | Applicant |
| US6845027(B2) | 2005-01-01 | Mayer et al. | Applicant |
| US6845055(B1) | 2005-01-01 | Koga et al. | Applicant |
| US6847582(B2) | 2005-01-01 | Pan | Applicant |
| US6850449(B2) | 2005-02-01 | Takahashi | Applicant |
| US6862202(B2) | 2005-03-01 | Schaefer | Applicant |
| US6862249(B2) | 2005-03-01 | Kyung | Applicant |
| US6862653(B1) | 2005-03-01 | Dodd et al. | Applicant |
| US6873534(B2) | 2005-03-01 | Bhakta et al. | Applicant |
| US6878570(B2) | 2005-04-01 | Lyu et al. | Applicant |
| US6894933(B2) | 2005-05-01 | Kuzmenka et al. | Applicant |
| US6898683(B2) | 2005-05-01 | Nakamura | Applicant |
| US6908314(B2) | 2005-06-01 | Brown | Applicant |
| US6912778(B2) | 2005-07-01 | Ahn et al. | Applicant |
| US6914786(B1) | 2005-07-01 | Paulsen et al. | Applicant |
| US6917219(B2) | 2005-07-01 | New | Applicant |
| US6922371(B2) | 2005-07-01 | Takahashi et al. | Applicant |
| US6930900(B2) | 2005-08-01 | Bhakta et al. | Applicant |
| US6930903(B2) | 2005-08-01 | Bhakta et al. | Applicant |
| US6938119(B2) | 2005-08-01 | Kohn et al. | Applicant |
| US6943450(B2) | 2005-09-01 | Fee et al. | Applicant |
| US6944748(B2) | 2005-09-01 | Sanches et al. | Applicant |
| US6947341(B2) | 2005-09-01 | Stubbs et al. | Applicant |
| US6951982(B2) | 2005-10-01 | Chye et al. | Applicant |
| US6952794(B2) | 2005-10-01 | Lu | Applicant |
| US6961281(B2) | 2005-11-01 | Wong et al. | Applicant |
| US6968416(B2) | 2005-11-01 | Moy | Applicant |
| US6968419(B1) | 2005-11-01 | Holman | Applicant |
| US6970968(B1) | 2005-11-01 | Holman | Applicant |
| US6980021(B1) | 2005-12-01 | Srivastava et al. | Applicant |
| US6986118(B2) | 2006-01-01 | Dickman | Applicant |
| US6992501(B2) | 2006-01-01 | Rapport | Applicant |
| US6992950(B2) | 2006-01-01 | Foss et al. | Applicant |
| US7000062(B2) | 2006-02-01 | Perego et al. | Applicant |
| US7003618(B2) | 2006-02-01 | Perego et al. | Applicant |
| US7003639(B2) | 2006-02-01 | Tsern et al. | Applicant |
| US7007095(B2) | 2006-02-01 | Chen et al. | Applicant |
| US7007175(B2) | 2006-02-01 | Chang et al. | Applicant |
| US7010642(B2) | 2006-03-01 | Perego et al. | Applicant |
| US7010736(B1) | 2006-03-01 | Teh et al. | Applicant |
| US7024518(B2) | 2006-04-01 | Halbert et al. | Applicant |
| US7026708(B2) | 2006-04-01 | Cady et al. | Applicant |
| US7028215(B2) | 2006-04-01 | Depew et al. | Applicant |
| US7028234(B2) | 2006-04-01 | Huckaby et al. | Applicant |
| US7033861(B1) | 2006-04-01 | Partridge et al. | Applicant |
| US7035150(B2) | 2006-04-01 | Streif et al. | Applicant |
| US7043599(B1) | 2006-05-01 | Ware et al. | Applicant |
| US7043611(B2) | 2006-05-01 | McClannahan et al. | Applicant |
| US7045396(B2) | 2006-05-01 | Crowley et al. | Applicant |
| US7045901(B2) | 2006-05-01 | Lin et al. | Applicant |
| US7046538(B2) | 2006-05-01 | Kinsley et al. | Applicant |
| US7053470(B1) | 2006-05-01 | Sellers et al. | Applicant |
| US7053478(B2) | 2006-05-01 | Roper et al. | Applicant |
| US7058776(B2) | 2006-06-01 | Lee | Applicant |
| US7058863(B2) | 2006-06-01 | Kouchi et al. | Applicant |
| US7061784(B2) | 2006-06-01 | Jakobs et al. | Applicant |
| US7061823(B2) | 2006-06-01 | Faue et al. | Applicant |
| US7066741(B2) | 2006-06-01 | Burns et al. | Applicant |
| US7075175(B2) | 2006-07-01 | Kazi et al. | Applicant |
| US7079396(B2) | 2006-07-01 | Gates et al. | Applicant |
| US7079441(B1) | 2006-07-01 | Partsch et al. | Applicant |
| US7079446(B2) | 2006-07-01 | Murtagh et al. | Applicant |
| US7085152(B2) | 2006-08-01 | Ellis et al. | Applicant |
| US7085941(B2) | 2006-08-01 | Li | Applicant |
| US7089438(B2) | 2006-08-01 | Raad | Applicant |
| US7093101(B2) | 2006-08-01 | Aasheim et al. | Applicant |
| US7103730(B2) | 2006-09-01 | Saxena et al. | Applicant |
| US7110322(B2) | 2006-09-01 | Farmwald et al. | Applicant |
| US7119428(B2) | 2006-10-01 | Tanie et al. | Applicant |
| US7120727(B2) | 2006-10-01 | Lee et al. | Applicant |
| US7126399(B1) | 2006-10-01 | Lee | Applicant |
| US7127567(B2) | 2006-10-01 | Ramakrishnan et al. | Applicant |
| US7133960(B1) | 2006-11-01 | Thompson et al. | Applicant |
| US7136978(B2) | 2006-11-01 | Miura et al. | Applicant |
| US7138823(B2) | 2006-11-01 | Janzen et al. | Applicant |
| US7149145(B2) | 2006-12-01 | Kim et al. | Applicant |
| US7149824(B2) | 2006-12-01 | Johnson | Applicant |
| US7173863(B2) | 2007-02-01 | Conley et al. | Applicant |
| US7200021(B2) | 2007-04-01 | Raghuram | Applicant |
| US7205789(B1) | 2007-04-01 | Karabatsos | Applicant |
| US7210059(B2) | 2007-04-01 | Jeddeloh | Applicant |
| US7215561(B2) | 2007-05-01 | Park et al. | Applicant |
| US7218566(B1) | 2007-05-01 | Totolos, Jr. et al. | Applicant |
| US7224595(B2) | 2007-05-01 | Dreps et al. | Applicant |
| US7228264(B2) | 2007-06-01 | Barrenscheen et al. | Applicant |
| US7231562(B2) | 2007-06-01 | Ohlhoff et al. | Applicant |
| US7233541(B2) | 2007-06-01 | Yamamoto et al. | Applicant |
| US7234081(B2) | 2007-06-01 | Nguyen et al. | Applicant |
| US7243185(B2) | 2007-07-01 | See et al. | Applicant |
| US7245541(B2) | 2007-07-01 | Janzen | Applicant |
| US7254036(B2) | 2007-08-01 | Pauley et al. | Applicant |
| US7266639(B2) | 2007-09-01 | Raghuram | Applicant |
| US7269042(B2) | 2007-09-01 | Kinsley et al. | Applicant |
| US7269708(B2) | 2007-09-01 | Ware | Applicant |
| US7274583(B2) | 2007-09-01 | Park et al. | Applicant |
| US7277333(B2) | 2007-10-01 | Schaefer | Applicant |
| US7286436(B2) | 2007-10-01 | Bhakta et al. | Applicant |
| US7289386(B2) | 2007-10-01 | Bhakta et al. | Applicant |
| US7296754(B2) | 2007-11-01 | Nishizawa et al. | Examiner |
| US7299330(B2) | 2007-11-01 | Gillingham et al. | Applicant |
| US7302598(B2) | 2007-11-01 | Suzuki et al. | Applicant |
| US7307863(B2) | 2007-12-01 | Yen et al. | Applicant |
| US7317250(B2) | 2008-01-01 | Koh et al. | Applicant |
| US7337293(B2) | 2008-02-01 | Brittain et al. | Applicant |
| US7363422(B2) | 2008-04-01 | Perego et al. | Applicant |
| US7366947(B2) | 2008-04-01 | Gower et al. | Applicant |
| US7379316(B2) | 2008-05-01 | Rajan | Applicant |
| US7386656(B2) | 2008-06-01 | Rajan et al. | Applicant |
| US7392338(B2) | 2008-06-01 | Rajan et al. | Applicant |
| US7408393(B1) | 2008-08-01 | Jain et al. | Applicant |
| US7409492(B2) | 2008-08-01 | Tanaka et al. | Examiner |
| US7414917(B2) | 2008-08-01 | Ruckerbauer et al. | Applicant |
| US7428644(B2) | 2008-09-01 | Jeddeloh et al. | Applicant |
| US7437579(B2) | 2008-10-01 | Jeddeloh et al. | Applicant |
| US7441064(B2) | 2008-10-01 | Gaskins | Applicant |
| US7457122(B2) | 2008-11-01 | Lai et al. | Applicant |
| US7464225(B2) | 2008-12-01 | Tsern | Applicant |
| US7472220(B2) | 2008-12-01 | Rajan et al. | Applicant |
| US7474576(B2) | 2009-01-01 | Co et al. | Applicant |
| US7480147(B2) | 2009-01-01 | Hoss et al. | Applicant |
| US7480774(B2) | 2009-01-01 | Ellis et al. | Applicant |
| US7496777(B2) | 2009-02-01 | Kapil | Applicant |
| US7515453(B2) | 2009-04-01 | Rajan | Applicant |
| US7532537(B2) | 2009-05-01 | Solomon et al. | Applicant |
| US7539800(B2) | 2009-05-01 | Dell et al. | Applicant |
| US7573136(B2) | 2009-08-01 | Jiang et al. | Applicant |
| US7580312(B2) | 2009-08-01 | Rajan et al. | Applicant |
| US7581121(B2) | 2009-08-01 | Barth et al. | Applicant |
| US7581127(B2) | 2009-08-01 | Rajan et al. | Applicant |
| US7590796(B2) | 2009-09-01 | Rajan et al. | Applicant |
| US7599205(B2) | 2009-10-01 | Rajan | Applicant |
| US7606245(B2) | 2009-10-01 | Ma et al. | Applicant |
| US7609567(B2) | 2009-10-01 | Rajan et al. | Applicant |
| US7613880(B2) | 2009-11-01 | Miura et al. | Applicant |
| US7619912(B2) | 2009-11-01 | Bhakta et al. | Applicant |
| US7724589(B2) | 2010-05-01 | Rajan et al. | Applicant |
| US7730338(B2) | 2010-06-01 | Rajan et al. | Applicant |
| US7761724(B2) | 2010-07-01 | Rajan et al. | Applicant |
| US7934070(B2) | 2011-04-01 | Brittain et al. | Applicant |
| US7990797(B2) | 2011-08-01 | Moshayedi et al. | Applicant |
| US2001/0000822(A1) | 2001-05-01 | Dell et al. | Applicant |
| US2001/0003198(A1) | 2001-06-01 | Wu | Applicant |
| US2001/0011322(A1) | 2001-08-01 | Stolt et al. | Applicant |
| US2001/0019509(A1) | 2001-09-01 | Aho et al. | Applicant |
| US2001/0021106(A1) | 2001-09-01 | Weber et al. | Applicant |
| US2001/0021137(A1) | 2001-09-01 | Kai et al. | Applicant |
| US2001/0046129(A1) | 2001-11-01 | Broglia et al. | Applicant |
| US2001/0046163(A1) | 2001-11-01 | Yanagawa | Applicant |
| US2002/0002662(A1) | 2002-01-01 | Olarig et al. | Applicant |
| US2002/0004897(A1) | 2002-01-01 | Kao et al. | Applicant |
| US2002/0015340(A1) | 2002-02-01 | Batinovich | Applicant |
| US2002/0019961(A1) | 2002-02-01 | Blodgett | Applicant |
| US2002/0034068(A1) | 2002-03-01 | Weber et al. | Applicant |
| US2002/0038405(A1) | 2002-03-01 | Leddige et al. | Applicant |
| US2002/0041507(A1) | 2002-04-01 | Woo et al. | Applicant |
| US2002/0051398(A1) | 2002-05-01 | Mizugaki | Applicant |
| US2002/0060945(A1) | 2002-05-01 | Ikeda | Applicant |
| US2002/0060948(A1) | 2002-05-01 | Chang et al. | Applicant |
| US2002/0064073(A1) | 2002-05-01 | Chien | Applicant |
| US2002/0064083(A1) | 2002-05-01 | Ryu et al. | Applicant |
| US2002/0089831(A1) | 2002-07-01 | Forthun | Applicant |
| US2002/0089970(A1) | 2002-07-01 | Asada et al. | Applicant |
| US2002/0094671(A1) | 2002-07-01 | Distefano et al. | Applicant |
| US2002/0121650(A1) | 2002-09-01 | Minamio et al. | Applicant |
| US2002/0121670(A1) | 2002-09-01 | Minamio et al. | Applicant |
| US2002/0124195(A1) | 2002-09-01 | Nizar | Applicant |
| US2002/0129204(A1) | 2002-09-01 | Leighnor et al. | Applicant |
| US2002/0145900(A1) | 2002-10-01 | Schaefer | Applicant |
| US2002/0165706(A1) | 2002-11-01 | Raynham | Applicant |
| US2002/0167092(A1) | 2002-11-01 | Fee et al. | Applicant |
| US2002/0172024(A1) | 2002-11-01 | Hui et al. | Applicant |
| US2002/0174274(A1) | 2002-11-01 | Wu et al. | Applicant |
| US2002/0184438(A1) | 2002-12-01 | Usui | Applicant |
| US2003/0002262(A1) | 2003-01-01 | Benisek et al. | Applicant |
| US2003/0011993(A1) | 2003-01-01 | Summers et al. | Applicant |
| US2003/0016550(A1) | 2003-01-01 | Yoo et al. | Applicant |
| US2003/0021175(A1) | 2003-01-01 | Tae Kwak | Applicant |
| US2003/0026155(A1) | 2003-02-01 | Yamagata | Applicant |
| US2003/0026159(A1) | 2003-02-01 | Frankowsky et al. | Applicant |
| US2003/0035312(A1) | 2003-02-01 | Halbert et al. | Applicant |
| US2003/0039158(A1) | 2003-02-01 | Horiguchi et al. | Applicant |
| US2003/0041295(A1) | 2003-02-01 | Hou et al. | Applicant |
| US2003/0061458(A1) | 2003-03-01 | Wilcox et al. | Applicant |
| US2003/0061459(A1) | 2003-03-01 | Aboulenein et al. | Applicant |
| US2003/0083855(A1) | 2003-05-01 | Fukuyama | Applicant |
| US2003/0088743(A1) | 2003-05-01 | Rader | Applicant |
| US2003/0093614(A1) | 2003-05-01 | Kohn et al. | Applicant |
| US2003/0101392(A1) | 2003-05-01 | Lee | Applicant |
| US2003/0105932(A1) | 2003-06-01 | David et al. | Applicant |
| US2003/0117875(A1) | 2003-06-01 | Lee et al. | Applicant |
| US2003/0123389(A1) | 2003-07-01 | Russell et al. | Applicant |
| US2003/0126338(A1) | 2003-07-01 | Dodd et al. | Applicant |
| US2003/0127737(A1) | 2003-07-01 | Takahashi | Applicant |
| US2003/0131160(A1) | 2003-07-01 | Hampel et al. | Applicant |
| US2003/0145163(A1) | 2003-07-01 | Seo et al. | Applicant |
| US2003/0158995(A1) | 2003-08-01 | Lee et al. | Applicant |
| US2003/0164539(A1) | 2003-09-01 | Yau | Applicant |
| US2003/0164543(A1) | 2003-09-01 | Kheng Lee | Applicant |
| US2003/0182513(A1) | 2003-09-01 | Dodd et al. | Applicant |
| US2003/0183934(A1) | 2003-10-01 | Barrett | Applicant |
| US2003/0189868(A1) | 2003-10-01 | Riesenman et al. | Applicant |
| US2003/0189870(A1) | 2003-10-01 | Wilcox | Applicant |
| US2003/0191888(A1) | 2003-10-01 | Klein | Applicant |
| US2003/0191915(A1) | 2003-10-01 | Saxena et al. | Applicant |
| US2003/0200382(A1) | 2003-10-01 | Wells et al. | Applicant |
| US2003/0200474(A1) | 2003-10-01 | Li | Applicant |
| US2003/0205802(A1) | 2003-11-01 | Segaram et al. | Applicant |
| US2003/0206476(A1) | 2003-11-01 | Joo | Applicant |
| US2003/0217303(A1) | 2003-11-01 | Chua-Eoan et al. | Applicant |
| US2003/0223290(A1) | 2003-12-01 | Park et al. | Applicant |
| US2003/0227798(A1) | 2003-12-01 | Pax | Applicant |
| US2003/0229821(A1) | 2003-12-01 | Ma | Applicant |
| US2003/0230801(A1) | 2003-12-01 | Jiang et al. | Applicant |
| US2003/0231540(A1) | 2003-12-01 | Lazar et al. | Applicant |
| US2003/0231542(A1) | 2003-12-01 | Zaharinova-Papazova et al. | Applicant |
| US2003/0234664(A1) | 2003-12-01 | Yamagata | Applicant |
| US2004/0016994(A1) | 2004-01-01 | Huang | Applicant |
| US2004/0027902(A1) | 2004-02-01 | Ooishi et al. | Applicant |
| US2004/0034732(A1) | 2004-02-01 | Valin et al. | Applicant |
| US2004/0034755(A1) | 2004-02-01 | LaBerge et al. | Applicant |
| US2004/0037133(A1) | 2004-02-01 | Park et al. | Applicant |
| US2004/0042503(A1) | 2004-03-01 | Shaeffer et al. | Applicant |
| US2004/0044808(A1) | 2004-03-01 | Salmon et al. | Applicant |
| US2004/0047228(A1) | 2004-03-01 | Chen | Applicant |
| US2004/0057317(A1) | 2004-03-01 | Schaefer | Applicant |
| US2004/0064647(A1) | 2004-04-01 | DeWhitt et al. | Applicant |
| US2004/0064767(A1) | 2004-04-01 | Huckaby et al. | Applicant |
| US2004/0083324(A1) | 2004-04-01 | Rabinovitz et al. | Applicant |
| US2004/0088475(A1) | 2004-05-01 | Streif et al. | Applicant |
| US2004/0100837(A1) | 2004-05-01 | Lee | Applicant |
| US2004/0117723(A1) | 2004-06-01 | Foss | Applicant |
| US2004/0123173(A1) | 2004-06-01 | Emberling et al. | Applicant |
| US2004/0125635(A1) | 2004-07-01 | Kuzmenka | Applicant |
| US2004/0133736(A1) | 2004-07-01 | Kyung | Applicant |
| US2004/0139359(A1) | 2004-07-01 | Samson et al. | Applicant |
| US2004/0145963(A1) | 2004-07-01 | Byon | Applicant |
| US2004/0151038(A1) | 2004-08-01 | Ruckerbauer et al. | Applicant |
| US2004/0174765(A1) | 2004-09-01 | Seo et al. | Applicant |
| US2004/0177079(A1) | 2004-09-01 | Gluhovsky et al. | Applicant |
| US2004/0178824(A1) | 2004-09-01 | Pan | Applicant |
| US2004/0184324(A1) | 2004-09-01 | Pax | Applicant |
| US2004/0186956(A1) | 2004-09-01 | Perego et al. | Applicant |
| US2004/0188704(A1) | 2004-09-01 | Halbert et al. | Applicant |
| US2004/0195682(A1) | 2004-10-01 | Kimura | Applicant |
| US2004/0196732(A1) | 2004-10-01 | Lee | Applicant |
| US2004/0205433(A1) | 2004-10-01 | Gower et al. | Applicant |
| US2004/0208173(A1) | 2004-10-01 | Di Gregorio | Applicant |
| US2004/0225858(A1) | 2004-11-01 | Brueggen | Applicant |
| US2004/0228166(A1) | 2004-11-01 | Braun et al. | Applicant |
| US2004/0228196(A1) | 2004-11-01 | Kwak et al. | Applicant |
| US2004/0228203(A1) | 2004-11-01 | Koo | Applicant |
| US2004/0230932(A1) | 2004-11-01 | Dickmann | Applicant |
| US2004/0236877(A1) | 2004-11-01 | Burton | Applicant |
| US2004/0250989(A1) | 2004-12-01 | Im et al. | Applicant |
| US2004/0256638(A1) | 2004-12-01 | Perego et al. | Applicant |
| US2004/0257847(A1) | 2004-12-01 | Matsui et al. | Applicant |
| US2004/0257857(A1) | 2004-12-01 | Yamamoto et al. | Applicant |
| US2004/0260957(A1) | 2004-12-01 | Jeddeloh et al. | Applicant |
| US2004/0264255(A1) | 2004-12-01 | Royer | Applicant |
| US2004/0268161(A1) | 2004-12-01 | Ross | Applicant |
| US2005/0018495(A1) | 2005-01-01 | Bhakta et al. | Applicant |
| US2005/0021874(A1) | 2005-01-01 | Georgiou et al. | Applicant |
| US2005/0024963(A1) | 2005-02-01 | Jakobs et al. | Applicant |
| US2005/0027928(A1) | 2005-02-01 | Avraham et al. | Examiner |
| US2005/0028038(A1) | 2005-02-01 | Pomaranski et al. | Applicant |
| US2005/0034004(A1) | 2005-02-01 | Bunker et al. | Applicant |
| US2005/0036350(A1) | 2005-02-01 | So et al. | Applicant |
| US2005/0041504(A1) | 2005-02-01 | Perego et al. | Applicant |
| US2005/0044303(A1) | 2005-02-01 | Perego et al. | Applicant |
| US2005/0044305(A1) | 2005-02-01 | Jakobs et al. | Applicant |
| US2005/0047192(A1) | 2005-03-01 | Matsui et al. | Applicant |
| US2005/0071543(A1) | 2005-03-01 | Ellis et al. | Applicant |
| US2005/0078532(A1) | 2005-04-01 | Ruckerbauer et al. | Applicant |
| US2005/0081085(A1) | 2005-04-01 | Ellis et al. | Applicant |
| US2005/0086548(A1) | 2005-04-01 | Haid et al. | Applicant |
| US2005/0099834(A1) | 2005-05-01 | Funaba et al. | Applicant |
| US2005/0102590(A1) | 2005-05-01 | Norris et al. | Applicant |
| US2005/0105318(A1) | 2005-05-01 | Funaba et al. | Applicant |
| US2005/0108460(A1) | 2005-05-01 | David | Applicant |
| US2005/0127531(A1) | 2005-06-01 | Tay et al. | Applicant |
| US2005/0132158(A1) | 2005-06-01 | Hampel et al. | Applicant |
| US2005/0135176(A1) | 2005-06-01 | Ramakrishnan et al. | Applicant |
| US2005/0138267(A1) | 2005-06-01 | Bains et al. | Applicant |
| US2005/0138304(A1) | 2005-06-01 | Ramakrishnan et al. | Applicant |
| US2005/0139977(A1) | 2005-06-01 | Nishio et al. | Applicant |
| US2005/0141199(A1) | 2005-06-01 | Chiou et al. | Applicant |
| US2005/0149662(A1) | 2005-07-01 | Perego et al. | Applicant |
| US2005/0152212(A1) | 2005-07-01 | Yang et al. | Applicant |
| US2005/0156934(A1) | 2005-07-01 | Perego et al. | Applicant |
| US2005/0166026(A1) | 2005-07-01 | Ware et al. | Applicant |
| US2005/0193163(A1) | 2005-09-01 | Perego et al. | Applicant |
| US2005/0193183(A1) | 2005-09-01 | Barth et al. | Applicant |
| US2005/0194676(A1) | 2005-09-01 | Fukuda et al. | Applicant |
| US2005/0194991(A1) | 2005-09-01 | Dour et al. | Applicant |
| US2005/0195629(A1) | 2005-09-01 | Leddige et al. | Applicant |
| US2005/0201063(A1) | 2005-09-01 | Lee et al. | Applicant |
| US2005/0204111(A1) | 2005-09-01 | Natarajan | Applicant |
| US2005/0207255(A1) | 2005-09-01 | Perego et al. | Applicant |
| US2005/0210196(A1) | 2005-09-01 | Perego et al. | Applicant |
| US2005/0223179(A1) | 2005-10-01 | Perego et al. | Applicant |
| US2005/0224948(A1) | 2005-10-01 | Lee et al. | Applicant |
| US2005/0232049(A1) | 2005-10-01 | Park | Applicant |
| US2005/0235119(A1) | 2005-10-01 | Sechrest et al. | Applicant |
| US2005/0235131(A1) | 2005-10-01 | Ware | Applicant |
| US2005/0237838(A1) | 2005-10-01 | Kwak et al. | Applicant |
| US2005/0243635(A1) | 2005-11-01 | Schaefer | Applicant |
| US2005/0246558(A1) | 2005-11-01 | Ku | Applicant |
| US2005/0249011(A1) | 2005-11-01 | Maeda | Applicant |
| US2005/0259504(A1) | 2005-11-01 | Murtugh et al. | Applicant |
| US2005/0263312(A1) | 2005-12-01 | Bolken et al. | Applicant |
| US2005/0265506(A1) | 2005-12-01 | Foss et al. | Applicant |
| US2005/0269715(A1) | 2005-12-01 | Yoo | Applicant |
| US2005/0278474(A1) | 2005-12-01 | Perersen et al. | Applicant |
| US2005/0281096(A1) | 2005-12-01 | Bhakta et al. | Applicant |
| US2005/0281123(A1) | 2005-12-01 | Bell et al. | Applicant |
| US2005/0283572(A1) | 2005-12-01 | Ishihara | Applicant |
| US2005/0285174(A1) | 2005-12-01 | Saito et al. | Applicant |
| US2005/0286334(A1) | 2005-12-01 | Saito et al. | Applicant |
| US2005/0289292(A1) | 2005-12-01 | Morrow et al. | Applicant |
| US2005/0289317(A1) | 2005-12-01 | Liou et al. | Applicant |
| US2006/0002201(A1) | 2006-01-01 | Janzen | Applicant |
| US2006/0010339(A1) | 2006-01-01 | Klein | Applicant |
| US2006/0026484(A1) | 2006-02-01 | Hollums | Applicant |
| US2006/0038597(A1) | 2006-02-01 | Becker et al. | Applicant |
| US2006/0039204(A1) | 2006-02-01 | Cornelius | Applicant |
| US2006/0039205(A1) | 2006-02-01 | Cornelius | Applicant |
| US2006/0041711(A1) | 2006-02-01 | Miura et al. | Applicant |
| US2006/0041730(A1) | 2006-02-01 | Larson | Applicant |
| US2006/0044909(A1) | 2006-03-01 | Kinsley et al. | Applicant |
| US2006/0044913(A1) | 2006-03-01 | Klein et al. | Applicant |
| US2006/0049502(A1) | 2006-03-01 | Goodwin et al. | Applicant |
| US2006/0050574(A1) | 2006-03-01 | Streif et al. | Applicant |
| US2006/0056244(A1) | 2006-03-01 | Ware | Applicant |
| US2006/0062047(A1) | 2006-03-01 | Bhakta et al. | Applicant |
| US2006/0067141(A1) | 2006-03-01 | Perego et al. | Applicant |
| US2006/0085616(A1) | 2006-04-01 | Zeighami et al. | Applicant |
| US2006/0087900(A1) | 2006-04-01 | Bucksch et al. | Applicant |
| US2006/0090031(A1) | 2006-04-01 | Kirshenbaum et al. | Applicant |
| US2006/0090054(A1) | 2006-04-01 | Choi et al. | Applicant |
| US2006/0106951(A1) | 2006-05-01 | Bains | Applicant |
| US2006/0112214(A1) | 2006-05-01 | Yeh | Applicant |
| US2006/0112219(A1) | 2006-05-01 | Chawla et al. | Applicant |
| US2006/0117152(A1) | 2006-06-01 | Amidi et al. | Applicant |
| US2006/0117160(A1) | 2006-06-01 | Jackson et al. | Applicant |
| US2006/0118933(A1) | 2006-06-01 | Haba | Applicant |
| US2006/0120193(A1) | 2006-06-01 | Casper | Applicant |
| US2006/0123265(A1) | 2006-06-01 | Ruckerbauer et al. | Applicant |
| US2006/0126369(A1) | 2006-06-01 | Raghuram | Applicant |
| US2006/0129712(A1) | 2006-06-01 | Raghuram | Applicant |
| US2006/0129740(A1) | 2006-06-01 | Ruckerbauer et al. | Applicant |
| US2006/0129755(A1) | 2006-06-01 | Raghuram | Applicant |
| US2006/0133173(A1) | 2006-06-01 | Jain et al. | Applicant |
| US2006/0136791(A1) | 2006-06-01 | Nierle | Applicant |
| US2006/0149982(A1) | 2006-07-01 | Vogt | Applicant |
| US2006/0174082(A1) | 2006-08-01 | Bellows et al. | Applicant |
| US2006/0176744(A1) | 2006-08-01 | Stave | Applicant |
| US2006/0179262(A1) | 2006-08-01 | Brittain et al. | Applicant |
| US2006/0179333(A1) | 2006-08-01 | Brittain et al. | Applicant |
| US2006/0179334(A1) | 2006-08-01 | Brittain et al. | Applicant |
| US2006/0180926(A1) | 2006-08-01 | Mullen et al. | Applicant |
| US2006/0181953(A1) | 2006-08-01 | Rotenberg et al. | Applicant |
| US2006/0195631(A1) | 2006-08-01 | Rajamani | Applicant |
| US2006/0198178(A1) | 2006-09-01 | Kinsley et al. | Applicant |
| US2006/0203590(A1) | 2006-09-01 | Mori et al. | Applicant |
| US2006/0206738(A1) | 2006-09-01 | Jeddeloh et al. | Applicant |
| US2006/0233012(A1) | 2006-10-01 | Sekiguchi et al. | Applicant |
| US2006/0236165(A1) | 2006-10-01 | Cepulis et al. | Applicant |
| US2006/0236201(A1) | 2006-10-01 | Gower et al. | Applicant |
| US2006/0248261(A1) | 2006-11-01 | Jacob et al. | Applicant |
| US2006/0248387(A1) | 2006-11-01 | Nicholson et al. | Applicant |
| US2006/0262586(A1) | 2006-11-01 | Solomon et al. | Applicant |
| US2006/0294295(A1) | 2006-12-01 | Fukuzo | Applicant |
| US2007/0005998(A1) | 2007-01-01 | Jain et al. | Applicant |
| US2007/0050530(A1) | 2007-03-01 | Rajan | Applicant |
| US2007/0058471(A1) | 2007-03-01 | Rajan et al. | Applicant |
| US2007/0070669(A1) | 2007-03-01 | Tsern | Applicant |
| US2007/0088995(A1) | 2007-04-01 | Tsern et al. | Applicant |
| US2007/0091696(A1) | 2007-04-01 | Niggemeier et al. | Applicant |
| US2007/0106860(A1) | 2007-05-01 | Foster, Sr. et al. | Applicant |
| US2007/0136537(A1) | 2007-06-01 | Doblar et al. | Applicant |
| US2007/0162700(A1) | 2007-07-01 | Fortin et al. | Applicant |
| US2007/0188997(A1) | 2007-08-01 | Hockanson et al. | Applicant |
| US2007/0192563(A1) | 2007-08-01 | Rajan et al. | Applicant |
| US2007/0195613(A1) | 2007-08-01 | Rajan et al. | Applicant |
| US2007/0204075(A1) | 2007-08-01 | Rajan et al. | Applicant |
| US2007/0216445(A1) | 2007-09-01 | Raghavan et al. | Applicant |
| US2007/0247194(A1) | 2007-10-01 | Jain | Applicant |
| US2007/0279084(A1) | 2007-12-01 | Oh et al. | Applicant |
| US2007/0288683(A1) | 2007-12-01 | Panabaker et al. | Applicant |
| US2007/0288686(A1) | 2007-12-01 | Arcedera et al. | Examiner |
| US2007/0288687(A1) | 2007-12-01 | Panabaker et al. | Applicant |
| US2008/0002447(A1) | 2008-01-01 | Gulachenski et al. | Applicant |
| US2008/0010435(A1) | 2008-01-01 | Smith et al. | Applicant |
| US2008/0025108(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0025122(A1) | 2008-01-01 | Schakel et al. | Applicant |
| US2008/0025136(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0025137(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0027697(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0027702(A1) | 2008-01-01 | Ra{acute over (j)}an et al. | Applicant |
| US2008/0027703(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0028135(A1) | 2008-01-01 | Rajan et al. | Applicant |
| US2008/0028136(A1) | 2008-01-01 | Schakel et al. | Applicant |
| US2008/0028137(A1) | 2008-01-01 | Schakel et al. | Applicant |
| US2008/0031030(A1) | 2008-02-01 | Rajan et al. | Applicant |
| US2008/0031072(A1) | 2008-02-01 | Rajan et al. | Applicant |
| US2008/0037353(A1) | 2008-02-01 | Rajan et al. | Applicant |
| US2008/0056014(A1) | 2008-03-01 | Rajan et al. | Applicant |
| US2008/0062773(A1) | 2008-03-01 | Ra{acute over (j)}an et al. | Applicant |
| US2008/0065820(A1) | 2008-03-01 | Gillingham et al. | Applicant |
| US2008/0082763(A1) | 2008-04-01 | Rajan et al. | Applicant |
| US2008/0086588(A1) | 2008-04-01 | Danilak et al. | Applicant |
| US2008/0089034(A1) | 2008-04-01 | Hoss et al. | Applicant |
| US2008/0098277(A1) | 2008-04-01 | Hazelzet | Applicant |
| US2008/0103753(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0104314(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0109206(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0109595(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0109597(A1) | 2008-05-01 | Schakel et al. | Applicant |
| US2008/0109598(A1) | 2008-05-01 | Schakel et al. | Applicant |
| US2008/0115006(A1) | 2008-05-01 | Smith et al. | Applicant |
| US2008/0120443(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0120458(A1) | 2008-05-01 | Gillingham et al. | Applicant |
| US2008/0123459(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126624(A1) | 2008-05-01 | Prete et al. | Applicant |
| US2008/0126687(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126688(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126689(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0126690(A1) | 2008-05-01 | Ra{acute over (j)}an et al. | Applicant |
| US2008/0126692(A1) | 2008-05-01 | Rajan et al. | Applicant |
| US2008/0133825(A1) | 2008-06-01 | Rajan et al. | Applicant |
| US2008/0155136(A1) | 2008-06-01 | Hishino | Applicant |
| US2008/0159027(A1) | 2008-07-01 | Kim | Applicant |
| US2008/0170425(A1) | 2008-07-01 | Rajan | Applicant |
| US2008/0195894(A1) | 2008-08-01 | Schreck et al. | Applicant |
| US2008/0215832(A1) | 2008-09-01 | Allen et al. | Applicant |
| US2008/0239857(A1) | 2008-10-01 | Rajan et al. | Applicant |
| US2008/0239858(A1) | 2008-10-01 | Rajan et al. | Applicant |
| US2008/0256282(A1) | 2008-10-01 | Guo et al. | Applicant |
| US2009/0024789(A1) | 2009-01-01 | Rajan et al. | Applicant |
| US2009/0024790(A1) | 2009-01-01 | Rajan et al. | Applicant |
| US2009/0109613(A1) | 2009-04-01 | Legen et al. | Applicant |
| US2009/0216939(A1) | 2009-08-01 | Smith et al. | Applicant |
| US2009/0285031(A1) | 2009-11-01 | Rajan et al. | Applicant |
| US2009/0290442(A1) | 2009-11-01 | Rajan | Applicant |
| US2010/0005218(A1) | 2010-01-01 | Gower et al. | Applicant |
| US2010/0020585(A1) | 2010-01-01 | Rajan | Applicant |
| US2010/0257304(A1) | 2010-10-01 | Rajan et al. | Applicant |
| US2010/0271888(A1) | 2010-10-01 | Rajan | Applicant |
| US2010/0281280(A1) | 2010-11-01 | Rajan et al. | Applicant |
| DE102004051345 | 2006-05-01 | Applicant | |
| DE102004053316 | 2006-05-01 | Applicant | |
| DE102005036528 | 2007-02-01 | Applicant | |
| EP644547 | 1995-03-01 | Applicant | |
| JP62121978 | 1987-06-01 | Applicant | |
| JP1171047 | 1989-07-01 | Applicant | |
| JP3-029357 | 1991-02-01 | Applicant | |
| JP3029357 | 1991-02-01 | Applicant | |
| JP3/276487 | 1991-12-01 | Applicant | |
| JP3286234 | 1991-12-01 | Applicant | |
| JP7-141870 | 1995-06-01 | Applicant | |
| JP8/077097 | 1996-03-01 | Applicant | |
| JP8077097 | 1996-03-01 | Applicant | |
| JP11-149775 | 1999-06-01 | Applicant | |
| JP2002025255 | 2002-01-01 | Applicant | |
| JP3304893(B2) | 2002-05-01 | Applicant | |
| JP2006236388 | 2006-09-01 | Applicant | |
| KR1020040062717 | 2004-07-01 | Applicant | |
| WO95/05676 | 1995-02-01 | Applicant | |
| WO9900734 | 1999-01-01 | Applicant | |
| WO/45270 | 2000-08-01 | Applicant | |
| WO1/90900 | 2001-11-01 | Applicant | |
| WO1/97160 | 2001-12-01 | Applicant | |
| WO2004/051645 | 2004-06-01 | Applicant | |
| WO2007002324 | 2007-01-01 | Applicant | |
| WO2007/028109 | 2007-03-01 | Applicant | |
| WO2007/038225 | 2007-04-01 | Applicant | |
| WO2007/095080 | 2007-08-01 | Applicant | |
| WO2008063251 | 2008-05-01 | Applicant |
Non-Patent Literature (218)
- Kellerbauer “Die Schnelle Million,” with translation, “The quick million.”.Applicant
- Wu et al., “eNVy: A Non-Volatile, Main Memory Storage System,” to appear in ASPLOS VI.Applicant
- “Using Two Chip Selects to Enable Quad Rank,” IP.com PriorArtDatabase, copyright IP.com, Inc. 2004.Applicant
- “BIOS and Kernel Developer's Guide (BKDG) for AMD Family 10h Processors,” AMD, 31116 Rev 3.00, Sep. 7, 2007.Applicant
- Skerlj et al., “Buffer Device for Memory Modules (DIMM)” Qimonda 2006, p. 1.Applicant
- Written Opinion from PCT Application No. PCT/US06/24360 mailed on Jan. 8, 2007.Applicant
- Preliminary Report on Patentability from PCT Application No. PCT/US06/24360 mailed on Jan. 10, 2008.Applicant
- Written Opinion from International PCT Application No. PCT/US06/34390 mailed on Nov. 21, 2007.Applicant
- International Search Report from PCT Application No. PCT/US06/34390 mailed on Nov. 21, 2007.Applicant
- International Search Report and Written Opinion from PCT Application No. PCT/US07/16385 mailed on Jul. 30, 2008.Applicant
- Office Action from U.S. Appl. No. 11/461,427 mailed on Sep. 5, 2008.Applicant
- Final Office Action from U.S. Appl. No. 11/461,430 mailed on Sep. 8, 2008.Applicant
- Notice of Allowance from U.S. Appl. No. 11/474,075 mailed on Nov. 26, 2008.Applicant
- Office Action from U.S. Appl. No. 11/474,076 mailed on Nov. 3, 2008.Applicant
- Office Action from U.S. Appl. No. 11/524,811 mailed on Sep. 17, 2008.Applicant
- Non-final Office Action from U.S. Appl. No. 11/461,430 mailed on Feb. 19, 2009.Applicant
- Final Office Action from U.S. Appl. No. 11/461,435 mailed on Jan. 28, 2009.Applicant
- Non-final Office Action from U.S. Appl. No. 11/461,437 mailed on Jan. 26, 2009.Applicant
- Non-final Office Action from U.S. Appl. No. 11/939,432 mailed on Feb. 6, 2009.Applicant
- Wu et al., “eNVy: A Non-Volatile, Main Memory Storage System,” ASPLOS-VI Proceedings—Sixth International Conference on Architectural Support for Programming Lananages and Operating Systems, San Jose California, Oct. 4-7, 1994. SIGARCH Computer Architecture News 22(Special Issue Oct. 1994).Applicant
- Form AO-120 as filed in US Patent No. 7,472,220 on Jun. 17, 2009.Applicant
- German Office Action From German Patent Application No. 11 2006 002 300.4-55 Mailed Jun. 5, 2009 (With Translation).Applicant
- Non-Final Office Action From U.S. Appl. No. 11/461,430 Mailed Feb. 19, 2009.Applicant
- Final Office Action From U.S. Appl. No. 11/461,435 Mailed Jan. 28, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/461,437 Mailed Jan. 26, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/461,441 Mailed Apr. 2, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/611,374 Mailed Mar. 23, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/762,010 Mailed Mar. 20, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 11/939,432 Mailed Feb. 6, 2009.Applicant
- Non-Final Office Action From U.S. Appl No. 12/111,819 Mailed Apr. 27, 2009.Applicant
- Non-Final Office Action From U.S. Appl. No. 12/111,828 Mailed Apr. 17, 2009.Applicant
- Supplemental European Search Report and Search Opinion issued on Sep. 21, 2009 in corresponding European Application No. 07870726.2, 8 pages.Applicant
- Fang et al., W. Power Complexity Analysis of Adiabatic SRAM, 6th Int. Conference on ASIC, vol. 1, Oct. 2005, pp. 334-337.Applicant
- Pavan et al., P. A Complete Model of E2PROM Memory Cells for Circuit Simulations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol, 22, No. 8, Aug. 2003, pp. 1072-1079.Applicant
- German Office Action From German Patent Application No, 11 2006 001 810.8-55 Mailed Apr. 20, 2009 (With Translation).Applicant
- Final Rejection From U.S. Appl. No. 11/461,437 Mailed Nov. 10, 2009.Applicant
- Final Rejection from U.S. Appl. No. 11/762,010 Mailed Dec. 4, 2009.Applicant
- Non-Final Rejection from U.S Appl. No. 11/672,921 Mailed Dec. 8, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/672,924 Mailed Dec. 14, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/929,225 Mailed Dec. 14, 2009.Applicant
- Non-Final Rejection from U.S. Appl. No. 11/929,261 Mailed Dec. 14, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 11/611,374 Mailed Nov. 30, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 11/939,432 Mailed Dec. 1, 2009.Applicant
- Notice of Allowance From U.S. Appl. No. 12/111,819 Mailed Nov. 20, 2009.Applicant
- Notice of Allowance From U.S. Appl. No, 12/111,828 Mailed Dec. 15, 2009.Applicant
- Great Britain Office Action from GB Patent Application No. GB0800734.6 Mailed Mar. 1, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/461,420 Mailed Apr. 28, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,372 Mailed Mar. 12, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,399 Mailed Mar. 22, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/588,739 Mailed Dec. 29, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Mailed Apr. 5, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,181 Mailed Mar. 2, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,182 Mailed Mar. 29, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/858,518 Mailed Apr. 21, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,432 Mailed Jan. 14, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,571 Mailed Mar. 3, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,631 Mailed Mar. 3, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,655 Mailed Mar. 3, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/939,432 Mailed Apr. 12, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 12/111,819 Mailed Mar. 10, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/507,682 Mailed Mar. 8, 2010.Applicant
- Great Britain Office Action from GB Patent Application No. GB0803913.3 Mailed Mar. 1, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/461,435 Dated May 13, 2010.Applicant
- Final Office Action from Application No. 11/515,167 Dated Jun. 3, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Jul. 30, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/553,390 Dated Jun. 24, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Jul. 19, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/672,921 Dated Jul. 23, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/702,960 Dated Jun. 21, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Jul. 2, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Jun. 29, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,500 Dated Jun. 24, 2010.Applicant
- Office Action from U.S. Appl. No. 12/574,628 Dated Jun. 10, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/461,420 Dated Jul. 23, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/461,430 Dated Sep. 9, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/461,435 Dated Aug. 5, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/515,167 Dated Sep. 25, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/515,223 Dated Sep. 22, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/538,041 Dated Jun. 10, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Jun. 25, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Sep. 30, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553,390 Dated Sep. 9, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553,399 Dated Jul. 7, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Oct. 13, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Sep. 15, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/702,960 Dated Sep. 25, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/702,981 Dated Aug. 19, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/762,013 Dated Jun. 5, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/763,365 Dated Oct. 28, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Aug. 14, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,500 Dated Oct. 13, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Sep. 24, 2009.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/941,589 Dated Oct. 1, 2009.Applicant
- Wu et al., “eNVy: A Non-Volatile, Main Memory Storage System”, ASPLOS-VI Proceedings, Oct. 4-7, 1994, pp. 86-97.Applicant
- Buffer Device for Memory Modules (DIMM), IP.com Prior Art Database, <URL: http://ip.com/IPCOM/000144850>, Feb. 10, 2007, 1 pg.Applicant
- German Office Action from German Patent Application No. 11 2006 002 300.4-55 Dated May 11, 2009 (With Translation).Applicant
- Great Britain Office Action from GB Patent Application No. GB0803913.3 Dated Mar. 1, 2010.Applicant
- International Preliminary Examination Report From PCT Application No. PCT/US07/016385 Dated Feb. 3, 2009.Applicant
- Search Report and Written Opinion From PCT Application No. PCT/US07/03460 Dated on Feb. 14, 2008.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,372 Dated Aug. 4, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Dec. 3, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Oct. 29, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/672,924 Dated Sep. 7, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/702,981 Dated Mar. 11, 2009.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Oct. 22, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Aug. 17, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Dec. 7, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Oct. 20, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/855,805 Dated Sep. 21, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Sep. 8, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,225 Dated Aug. 27, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,261 Dated Sep. 7, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,286 Dated Aug. 20, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,320 Dated Sep. 29, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,403 Dated Aug. 31, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,417 Dated Aug. 31, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,432 Dated Aug. 20, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,450 Dated Aug. 20, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Oct. 7, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,631 Dated Nov. 18, 2010.Applicant
- Final Office Action from U.S. Appl. No. 11/929,655 Dated Nov. 22, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/939,440 Dated Sep. 17, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Oct. 25, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/057,306 Dated Oct. 8, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/203,100 Dated Dec. 1, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/769,428 Dated Nov. 8, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/838,896 Dated Sep. 3, 2010.Applicant
- Search Report From PCT Application No. PCT/US10/038041 Dated Aug. 23, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/461,437 Dated Jan. 4, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Feb. 4, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Jan. 5, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/588,739 Dated Dec. 15, 2010.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Feb. 18, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/828,182 Dated Dec. 22, 2010.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/855,826 Dated Jan. 13, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Feb. 18, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/144,396 Dated Feb. 1, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/816,756 Dated Feb. 7, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Feb. 22, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,500 Dated Feb. 24, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Mar. 1, 2011.Applicant
- Final Office Action from U.S. Appl. No. 12/574,628 Dated Mar. 3, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/929,571 Dated Mar. 3, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Mar. 4, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Mar. 4, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/553,399 Dated Mar. 18, 2011.Applicant
- Final Office Action from U.S. Appl. No. 12/507,682 Dated Mar. 29, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,403 Dated Mar. 31, 2011.Applicant
- Office Action from U.S. Appl. No. 11/929,417 Dated Mar. 31, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/838,896 Dated Apr. 19, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/702,981 Dated Apr. 25, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,320 Dated May 5, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/939,440 Dated May 19, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/855,805, Dated May 26, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/672,921 Dated May 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,010 Dated Jun. 8, 2011.Applicant
- Non-Final Office Action from Application No. 11/672,924 Dated Jun. 8, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,225 Dated Jun. 8, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,500 Dated Jun. 13, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Jun. 15, 2011.Applicant
- Final Office Action from U.S. Appl. No. 12/057,306 Dated Jun. 15, 2011.Applicant
- Final Office Action from U.S. Appl. No. 12/769,428 Dated Jun. 16, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/203,100 Dated Jun. 17, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/762,013 Dated Jun. 20, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/797,557 Dated Jun. 21, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,483 Dated Jun. 23, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/702,960 Dated Jun. 23, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,655 Dated Jun. 24, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/763,365 Dated Jun. 24, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/611,374 Dated Jun. 24, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,182 Dated Jun. 27, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/828,181 Dated Jun. 27, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/378,328 Dated Jul. 15, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/461,420 Dated Jul. 20, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/461,437 Dated Jul. 25, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/702,981 Dated Aug. 5, 2011.Applicant
- Notice of Allowability from U.S. Appl. No. 11/855,826 Dated Aug. 15, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/574,628 Dated Sep. 20, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/858,518 Dated Sep. 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,571 Dated Sep. 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,500 Dated Sep. 27, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/941,589 Dated Sep. 30, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/816,756 Dated Oct. 3, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/508,496 Dated Oct. 11, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/588,739 Dated Oct. 13, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/939,432 Dated Oct. 24, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/929,631 Dated Nov. 1, 2011.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553,372 Dated Nov. 14, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 11/515,223 Dated Nov. 29, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/769,428 Dated Nov. 28, 2011.Applicant
- Final Office Action from U.S. Appl. No. 11/939,440 Dated Dec. 12, 2011.Applicant
- Notice of Allowance from U.S. Appl. No. 12/797,557 Dated Dec. 28, 2011.Applicant
- Office Action, including English translation, from co-pending Japanese application No. 2008-529353, Dated Jan. 10, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 12/838,896 Dated Jan. 18, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/929,655 Dated Jan. 19, 2012.Applicant
- Final Office Action from U.S. Appl. No. 12/378,328 Dated Feb. 3, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/672,921 Dated Feb. 16, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/672,924 Dated Feb. 16, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/929,225 Dated Feb. 16, 2012.Applicant
- International Search Report for Application No. EP12150807 Dated Feb. 16, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/828,181 Dated Feb. 23, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/461,520 Dated Feb. 29, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 12/574,628 Dated Mar. 6, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/276,212 Dated Mar. 15, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/343,612 Dated Mar. 29, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/939,440 Dated Mar. 30, 2012.Applicant
- European Search Report from co-pending European application No. 11194876.6-2212/2450798, Dated Apr. 12, 2012.Applicant
- European Search Report from co-pending European application No. 11194862.6-2212/2450800, Dated Apr. 12, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,636, Dated Apr. 17, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/858,518, Dated Apr. 17, 2012.Applicant
- European Search Report from co-pending European application No. 11194883.2-2212, Dated Apr. 27, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 11/553/372, Dated May 3, 2012.Applicant
- Notice of Allowance from U.S. Appl. No. 11/929,631, Dated May 3, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/165,713, Dated May 22, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 12/144,396, Dated May 29, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/165,713, Dated May 31, 2012.Applicant
- Non-Final Office Action from U.S. Appl. No. 13/280,251, Dated Jun. 12, 2012.Applicant
- Final Office Action from U.S. Appl. No. 11/855,805, Dated Jun. 14, 2012.Applicant