US 7,348,259 B2Grant

Method of fabricating a semiconductor structure that includes transferring one or more material layers to a substrate and smoothing an exposed surface of at least one of the material layers

Issue Date:2008-03-25

•8 Claims

•11 Drawing Sheets

Abstract

A method of fabricating a semiconductor structure. According to one aspect of the invention, on a first semiconductor substrate, a first compositionally graded Si_1-xGe_xbuffer is deposited where the Ge composition x is increasing from about zero to a value less than about 20%. Then a first etch-stop Si_1-yGe_ylayer is deposited where the Ge composition y is larger than about 20% so that the layer is an effective etch-stop. A second etch-stop layer of strained Si is then grown. The deposited layer is bonded to a second substrate. After that the first substrate is removed to release said first etch-stop S_1-yGe_ylayer. The remaining structure is then removed in another step to release the second etch-stop layer. According to another aspect of the invention, a semiconductor structure is provided. The structure has a layer in which semiconductor devices are to be formed. The semiconductor structure includes a substrate, an insulating layer, a relaxed SiGe layer where the Ge composition is larger than approximately 15%, and a device layer selected from a group consisting of, but not limited to, strained-Si, relaxed Si_1-yGe_ylayer, strained Si_1-zGe_zlayer, Ge, GaAs, III-V materials, and II-VI materials, where Ge compositions y and z are values between 0 and 1.

Metadata

Assignee

Massachusetts Institute of Technology

Inventors

Zhiyuan Cheng
Eugene A. Fitzgerald
Dimitri A. Antoniadis

Application Information

Application Number:US 11/028,248

Filing Date:2005-01-03

Priority Date:2001-04-04

Art Unit:2813

Classifications

IPC:

H01L21/461

Patent Drawings (11 sheets)

Description

Priority Information

[0001] This application is a divisional application of Ser. No. 10/116,559 filed Apr. 4, 2002, now issued as U.S. Pat. No. 6,940,089, which claims priority from provisional application Ser. No. 60/281,502 filed Apr. 4, 2001.

Background of the Invention

[0002] The invention relates to the production of a general semiconductor substrate of relaxed Si_1-xGe_x-on-insulator (SGOI) for various electronics or optoelectronics applications, the production of strained Si or strained SiGe field effect transistor (FET) devices on SGOI, and the production of monocrystalline III-V or II-VI material-on-insulator substrates.

[0003] Relaxed SGOI is a very promising technology as it combines the benefits of two advanced technologies: the conventional SOI technology and the disruptive SiGe technology. The SOI configuration offers various advantages associated with the insulating substrate, namely reduced parasitic capacitances, improved isolation, reduced short-channel-effect, etc. The SiGe technology also has various advantages, such as mobility enhancement and integration with III-V devices.

[0004] One significant advantage of the relaxed SGOI substrate, is to fabricate high mobility strained-Si, strained-Si_1-xGe_xor strained-Ge FET devices. For example, strained-Si MOSFETs can be made on the SGOI substrate. The strained-Si MOSFETs on the SGOI has attracted attention because it promises very high electron and hole mobilities, which increase the speed of the electronic circuit. Other III-V optoelectronic devices can also be integrated into the SGOI substrate by matching the lattice constants of III-V materials and the relaxed Si_1-xGe_x. For example, a GaAs layer can be grown on Si_1-xGe_x-on-insulator where x is equal or close to 1. SGOI may serve as an ultimate platform for high speed, low power electronic and optoelectronic applications.

[0005] There are several methods for fabricating SGOI substrates and SGOI FET devices. In one method, the separation by implantation of oxygen (SIMOX) technology is used to produce SGOI. SIMOX uses a high dose oxygen implant to bury a high concentration of oxygen in a Si_1-xGe_xlayer, which will then be converted into a buried oxide (BOX) layer upon annealing at a high temperature. One of the main drawbacks is the quality of the resulting Si_1-xGe_xfilm and the BOX layer. In addition, the Ge segregation during the high temperature anneal also limits the amount of Ge composition to a value that is low, such as 10%. Due to the low Ge composition, the device fabricated on those SGOI substrates has limited performance. For example, the strained-Si MOSFETs fabricated on the SGOI by the SIMOX process have limited electron or hole mobility enhancement due to the low Ge composition, since the mobility enhancement is dependent on Ge composition through the degree of the strain in the strained-Si layer.

[0006] In a second method, a conventional silicon-on-insulator (SOI) substrate is used as a compliant substrate. In this process, an initially strained Si_1-xGe_xlayer is deposited on a thin SOI substrate. Upon an anneal treatment, the strain in the Si_1-xGe_xlayer is transferred to the thin silicon film underneath, resulting in relaxation of the top Si_1-xGe_xfilm. The final structure is a relaxed-SiGe/strained-Si/insulator. The silicon layer in the structure is unnecessary for an ideal SGOI structure, and may complicate or undermine the performance of devices built on it. For example, it may form a parasitic back channel on the strained-Si, or may confine unwanted electrons due to the band gap offset between the strained-Si and SiGe layer.

[0007] In a third method, a similar SGOI substrate is produced using a p⁺⁺ layer as an etch stop. On a first Si substrate, a compositionally graded SiGe buffer is deposited, followed by deposition of multiple material layers including a relaxed SiGe layer, a p⁺⁺ etch stop layer, and a Si layer. After bonding to a second substrate, the first substrate is removed. In an etching process, the compositionally graded SiGe buffer is etched away and etching stops at P⁺⁺ etch stop layer, resulting in a relaxed-SiGe/Si/insulator structure. The presence of the silicon layer in the structure may be for the purpose of facilitating the wafer bonding process, but is unnecessary for ideal SGOI substrates. Again, the silicon layer may also complicate or undermine the performance of devices built on it. For example, it may form a parasitic back channel on this strained-Si, or may confine unwanted electrons due to the band gap offset between the Si and SiGe layer. Moreover, the etch stop of p⁺⁺ in the above structure is not practical when a first graded Si_1-yGe_ylayer has a final y value larger than 0.2. This is because the etch rate of KOH will slow down dramatically when KOH reaches the Si_1-yGe_ylayer with a Ge composition larger than 0.2, and that layer is itself a very good etch stop for KOH. Therefore, KOH will not be able to remove practically all of the first compositionally graded Si_1-yGe_ylayer (when y is larger than 0.2) and the second relaxed SiGe layer, thus using a p⁺⁺ layer as an etch-stop for KOH is not practical.

[0008] Other attempts include re-crystallization of an amorphous Si_1-xGe_xlayer deposited on the top of a SOI (silicon-on-insulator) substrate. Again, such a structure is not an ideal SGOI substrate and the silicon layer is unnecessary, and may complicate or undermine the performance of devices built on it. The relaxation of the resultant SiGe film and quality of the resulting structure are main concerns.

[0009] In a recent method, relaxed Si_1-xGe_x-on-insulator is produced by using 20% SiGe layer as an etch-stop. First a compositionally graded Si_1-xGe_xbuffer (where x is less than about 0.2) and then a uniform Si_1-yGe_yetch-stop layer (where y is larger than about 0.2) are deposited on the first substrate. Then the deposited layer is bonded to a second insulating substrate. After removing the first substrate and graded buffer layer utilizing the Si_1-yGe_yas an etch-stop, a Si_1-yGe_y-on-insulator (SGOI) results. The method makes use of an experimental discovery that Si_1-yGe_ywith Ge composition larger than about 20% is a good etch-stop for all three conventional Si etchant systems, KOH, TMAH and EDP, and the selectivity is better than the conventional p⁺⁺ etch stop. In this method the etch-stop Si_1-yGe_ylayer is part of the final SGOI structure. However, as the Ge composition in the final SGOI structure is fixed by the etch-stop Si_1-yGe_y, if the desired Ge composition in the final SGOI structure is much higher or lower than 0.2, the above method is not practical. If it is much lower than 0.2, for example 0.1, Si_0.9Ge_0.1is not a good etch stop at all. If it is much larger than 0.2, the Ge composition difference between the etch-stop layer and surface layer in the grade buffer is too big and there is large lattice constant difference between the two layers, which prevents the growth of a relaxed etch-stop Si_1-yGe_ylayer with good quality.

[0010] From above, clearly an improved method is needed to fabricate a relaxed SGOI substrate with high Ge composition and wide range of Ge composition. An improved method is needed to fabricate strained-Si or strained-SiGe FET devices on SGOI substrate with high Ge composition.

Summary of the Invention

[0011] According to one aspect of the invention, the invention provides a method of semiconductor device fabrication, and more specifically, a method of production of a general semiconductor substrate of relaxed SGOI for various electronics or optoelectronics applications, a method of production of strained Si or strained SiGe FET devices on SGOI, and the production of monocrystalline III-V or II-VI material-on-insulator substrates. The invention provides a method of producing a relaxed Si_1-xGe_x-on-insulator substrate with high Ge composition and wide range of Ge composition, and the Ge composition may be much less or much higher than 20%. The invention provides an improved method to fabricate strained-Si or strained-SiGe MOSFET devices on SGOI substrate with high Ge composition. When strained-Si n-MOSFETs are fabricated on relaxed Si_1-xGe_x-on-insulators substrates with a high Ge composition, 25% for example, there is significant enhancement on electron mobility as compared to the co-processed bulk-Si MOSFETs on conventional bulk Si substrate.

Brief Description of the Drawings

[0012] FIGS. 1(a)-1(d) are flow process diagrams of a SGOI substrate fabrication process;

[0013] FIG. 1(e) is a block diagram of relaxed SiGe and strained-Si regrowth on a relaxed SGOI substrate for strained-Si MOSFET application;

[0014] FIG. 2 is a block diagram of a compositionally graded Si_1-xGe_xbuffer deposited epitaxially on a Si substrate;

[0015] FIG. 3 is a micro-photograph of an exemplary strained-Si surface channel MOSFET device fabricated on relaxed Si_0.75Ge_0.25-on-insulator;

[0016] FIG. 4 is a graph showing the measured experimental effective electron mobility as a function of effective vertical electric field from the exemplary strained-Si MOSFET device shown in FIG. 3 FIG. 5 is a block diagram of another embodiment of a of SGOI structure with 10% Ge;

[0017] FIG. 6 is a block diagram of another embodiment of a SGOI structure with 80% Ge using two etch-stops;

[0018] FIG. 7 is a block diagram showing the production of an III-V on insulator structures; and

[0019] FIG. 8 is a block diagram of another embodiment of a SGOI structure with improved SiGe layer thickness uniformity.

Detailed Description of the Invention

[0020] FIGS. 1(a)-1(d) are flow process diagrams of an experimental fabrication process of a SGOI substrate with Ge composition of 25% in accordance with one embodiment of the invention. Starting with a 4-inch Si (100) substrate 2, high quality relaxed Si_0.75Ge_0.25layer 4 is grown at 900° C. by UHVCVD using a compositionally graded Si_1-xGe_xbuffer 6 technique as described in U.S. Pat. No. 5,221,413 issued to Brasen et al., which is incorporated herein by reference, in its entirety. Using this technique, a compositionally graded Si_1-xGe_xbuffer 6 can be grown epitaxially on Si substrate, which allows a relaxed SiGe layer to be grown on the top of the buffer with low threading dislocation density.

[0021] FIG. 2 is a block diagram of a compositionally graded Si_1-xGe_xbuffer 30. The compositionally graded Si_1-xGe_xbuffer 30 is a multi-layer structure where the Ge composition in each layer is changing gradually from a beginning value to a final value. For example, the compositionally graded Si_1-xGe_xbuffer 30 shown in FIG. 2 has 16 layers, and the Ge composition x in the first layer is 0% and is increasing gradually to 2%, 4%, 6% until 30% in the last layer (layer 16). Such a compositionally graded Si_1-xGe_xbuffer 30 allows a high quality relaxed Si_0.7Ge_0.3layer to be grown on the top of the buffer with low threading dislocation density.

[0022] Referring to FIGS. 1(a)-1(d), a compositionally graded Si_1-xGe_xbuffer 6 is epitaxially grown on a 4-inch Si (100) substrate 2, where the Ge composition x is increasing gradually from zero to 25% with a grading rate of 10% Ge/μm. Within the compositionally graded Si_1-xGe_xbuffer 6, a portion of the buffer 6 with Ge composition larger than about 20% forms a natural etch stop. A 2.5 μm-thick undoped, relaxed Si_0.75Ge_0.25cap layer 4 is then deposited, as shown in FIG. 1(a). The slow grading rate and high growth temperature result in a completely relaxed cap layer 4 with threading dislocation densities of ˜10⁵cm⁻². As shown in FIG. 1(b), the wafer 2 is then flipped over and bonded to a second Si substrate 10, which is thermally oxidized. The oxide 12 in the second substrate will become the insulator layer in the final SiGe-on-insulator substrate. The bonded pair is then annealed at 850° C. for 1.5 hrs. The bonded pair is grounded to remove the donor wafer substrate 8, as shown in FIG. 1(c). The wafer 8 is then subjected to a TMAH solution to etch away a portion of the compositionally graded Si_1-xGe_xbuffer 6 with Ge composition less than 20%. The etching process stops approximately at a 20% SiGe layer 14 within the compositionally graded Si_1-xGe_xbuffer 6 and the 20% SiGe layer 14 is used as a natural etch stop.

[0023] After performing the etching process, the remaining portion of the compositionally graded Si_1-xGe_xbuffer 14 with a Ge composition between 20% to 25% and part of the relaxed Si_0.75Ge_0.25layer 4 are removed by chemical-mechanical polishing (CMP), resulting in a relaxed Si_0.75Ge_0.25-on-insulator substrate, as shown in FIG. 1(d). The CMP process is also essential in planarizing the SGOI surface for epitaxial regrowth in the next step. As shown in FIG. 1(e), in order to make a strained-Si device 22, a 100 nm p-type (doping 10¹⁶cm⁻³) relaxed Si_1-xGe_xlayer 18 is grown at 850° C. with a Ge composition of 25%, followed by 8.5 nm-thick undoped strained-Si layer 20 grown at 650° C. Electronic devices may be fabricated on the above semiconductor structure. In particular, a large size strained-Si n-MOSFETs can be fabricated on the above structure and significant electron mobility enhancement is observed from the strained-Si MOSFETs.

[0024] FIG. 3 is a micro-photograph of a strained-Si, surface channel n-MOSFET on the relaxed SGOI substrate. The n-MOSFET includes gate stack 24 that has a 300 nm low temperature oxide (LTO) 26 deposited via LPCVD at 400° C., and 50 nm of poly-Si 28 deposited at 560° C. The large thickness of the LTO gate dielectric 26 facilitates the process, as described below. Capacitors fabricated with LTO have demonstrated interface state densities on par with thermal oxides (˜5×10¹⁰cm⁻²eV⁻¹). The measured fixed oxide charge density is about 2.4×10¹¹cm⁻².

[0025] The gate stack 24 is then patterned and etched into MOSFET structures. A key step is the use of a buffered oxide etchant (BOE) to undercut the gate polysilicon, forming a large “T-gate” geometry. Arsenic ion implants (35 keV, total dose 1×10¹⁵cm⁻²) are performed to dope both the source/drain 30 and gate 24 regions at 4 perpendicular directions with a 7° tilt to extend the source/drain regions under the T-gate structure. The dopant is activated via RTA at 1000° C. for 1 s. Since the strained-Si layer 32 is in equilibrium, no relaxation via misfit dislocation introduction occurred. Blanket Ti/Al metallization is performed via e-beam deposition at a perpendicular incidence. Due to the extreme geometry of the “T-gate” FET structure and large gate LTO 26 thickness, breaks occur in the metal which isolate the source, gate, and drain regions 24 and 30 without further lithography.

[0026] Long channel n-MOSFETs (effective channel length L_eff=200 μm) are used to evaluate the electron mobility as a function of the vertical field. The effective electron mobility μ_effis extracted from the linear regime device current that is defined as:
μ_eff=(L_eff/W_eff)I_DS/[C_ox(V_GS−V_T)V_DS], Eq. 1
where L_effis effective channel length, W_effis effective channel width, I_DSis current from the drain to source, C_oxis the oxide capacitance, V_GSis gate to source voltage, V_DSis the drain to source voltage, wherein in this embodiment, V_DS=0.1 V. The oxide capacitance is defined as
C_ox=ε_ox/t_ox Eq.2
where ε_oxis the dielectric constant of oxide, and t_oxis the oxide thickness. The oxide capacitance is obtained from C-V measurements on the device, and the oxide thickness t_ox=326 nm is also extracted from the C-V measurements. The effective vertical field E_effis given by
E_eff=(Q_b+Q_inv/2)/ε_S. Eq.3
where Q_bis the bulk depletion charge, Q_invis the inversion charge, and ε_Sis the dielectric constant of Si. Because of uncertainties in the strained-Si/Si_0.75Ge_0.25doping, the bulk depletion charge Q_bis not computed from the usual N_Ax_d.maxapproximation. Instead, Q_bis extracted from
E_oxε_ox=Q_inv+Q_b, Eq.4
where E_oxis the electric field in the gate oxide. As a result, the effective field can be approximated by
E_eff=[E_oxε_ox−Q_inv/2]/ε_S. Eq. 5
The inversion charge Q_invis taken to be
C_ox(V_GS−V_T)·E_ox Eq.6
and is assumed to be equal to V_GS/t_ox, which holds under the conditions of strong inversion and V_GS>>V_DS, such that the potential difference between the strongly-inverted Si surface and the S/D regions is negligibly small compared with the large potential drop across the thick gate oxide.

[0027] FIG. 4 is a graph demonstrating the measured effective electron mobility as a function of the effective vertical electric field on a strained-Si on SGOI. The graph also demonstrates the mobilities of two other controls, such as conventional bulk Si MOSFETs 34 and strained-Si MOSFETs 38 on relaxed bulk SiGe substrate, for comparison. Since all three devices have the same geometry and are processed simultaneously, possible errors due to factors such as the extraction of the ring geometry factor, and approximations in E_effevaluation do not impact the relative comparison of the electron mobility characteristics. As shown in FIG. 4, the measured mobility for the CZ Si control device 34 is close to the universal mobility curve 40. FIG. 4 also shows that the measured electron mobility enhancement for strained Si MOSFETs 36 fabricated on SGOI as compared to the mobility of co-processed bulk Si MOSFETs 38 is significant (˜1.7 times). In addition, the electron mobilities are comparable for devices fabricated on SGOI 36 and bulk relaxed SiGe layers 38, thus demonstrating the superior mobility performance introduced by the strained-Si channel is retained in this SGOI structure. This enhancement factor of 1.7 is consistent with previously reported experimental and theoretical values for strained-Si n-MOSFETs on bulk relaxed SiGe films.

[0028] This demonstrates that the fabrication of relaxed SGOI structures and strained-Si FET devices on SGOI with high Ge composition of 25% is practical. This also demonstrates that strained-Si MOSFETs fabricated on a SGOI substrate can significantly improve electron mobility. In contrast to the method of fabrication of SGOI by SIMOX process where the high annealing temperature limits the Ge composition to a low value, the process of forming a SGOI in accordance with the invention has a low thermal budget and thus is compatible with a wide range of Ge composition in the SGOI substrate. This embodiment of invention allows fabrication of a SGOI substrate and a strained-Si FET device with high Ge composition, and the Ge composition can be much higher than the Ge composition in the relaxed Si_1-yGe_yetch-stop layer where y has a value close to 20%.

[0029] In a variation of the above process, before the step of bonding, various of material layers like strained-Si, strained-SiGe, relaxed SiGe may also grown on the relaxed Si_0.75Ge_0.25cap layer 4. For example, a three layer system, a strained-Si, a strained-SiGe and a relaxed SiGe layer, may be deposited before bonding. Therefore, after bonding and layer removal steps, the strained-Si and strained-SiGe layers are on the SGOI structure and can be used to fabricate both n-MOSFET and p-MOSFET devices immediately without a regrowth step.

[0030] FIG. 5 is a block diagram of a low Ge composition SGOI substrate. The Ge composition in the SGOI substrate can be considerably less than the Ge composition in a relaxed Si_1-yGe_yetch-stop layer where y has a value close to 20%. For example, a SGOI substrate with Ge composition of 10% can be fabricated. As shown in FIG. 5, a compositionally graded Si_1-xGe_xbuffer 46 is epitaxially grown on a silicon substrate 44, where the Ge composition x is increasing gradually from about zero to about 20%. A uniform etch-stop layer 48 of relaxed Si_1-yGe_yis deposited where Ge composition y is larger than or close to about 20%. Then a second compositionally graded Si_1-zGe_zbuffer 50 is grown on the etch-stop layer 48 where Ge composition z is decreasing gradually from a value close to 20% to a smaller value, in this embodiment 10%. Finally a uniform relaxed Si_0.9e_0.1layer 52 is grown.

[0031] After flipping over and bonding to a second substrate, the first substrate is removed. A wet etch of KOH or TMAH removes the first graded buffer and stops at the etch-stop layer 48. After the etch-stop layer 48 and second compositionally graded Si_1-zGe_zbuffer 50 are removed, the relaxed Si_0.9Ge_0.1layer 52 is released, resulting in a Si_0.9Ge_0.1-on-insulator substrate. In summary, this process allows the production of SGOI with Ge composition much less than 20%.

[0032] The embodiment outlined in FIG. 1 is also applicable to the fabrication of SGOI structures with very high Ge composition, for example 80%. However, the Si_0.2Ge_0.8layer in the final SGOI structure may not have good thickness uniformity for such high Ge composition. The SiGe layer thickness uniformity is important. For example, to fabricate strained-Si MOSFET devices on a SGOI structure, the performance of the devices strongly depends on the thickness of the Si_0.2Ge_0.8layer. A uniform SiGe layer is highly desired. To fabricate SGOI with Ge composition of 80% using the method described in FIG. 1, it necessitates the deposition of a relative thick compositionally graded Si_1-xGe_xbuffer where the Ge composition is increasing gradually from zero to 80%. A TMAH or KOH etch step etches away the portion of the compositionally graded Si_1-xGe_xbuffer where Ge composition is less than 20% and stops at 20% SiGe layer within the compositionally graded Si_1-xGe_xbuffer. The remaining portion of the compositionally graded Si_1-xGe_xbuffer is still considerably thick, where Ge composition varies from about 20% to 80%. For example, the remaining portion of the compositionally graded Si_1-xGe_xbuffer with Ge composition from 20% to 80% has a thickness of 6 μm if the buffer is grown with a grading rate of 10% Ge/μm.

[0033] This 6 μm thick buffer needs to be removed in order to explore the Si_0.2Ge_0.8layer, for example by means of CMP. This removing step may induce significant non-uniformity. There are two possible sources of non-uniformity. First, the growth of the SiGe film itself may be not uniform across the whole substrate. For example, it is observed that the SiGe buffer can vary more than 10% in thickness if the surface of the Si substrate is placed in parallel to the direction of reactant gas flow in the CVD reactor during growth. In this orientation, one part of the substrate is in contact with higher concentration of gas than the other part since the gas concentration is decreasing along its flow pass as gas gets consumed. Therefore, the growth rate is different, resulting in differences of layer thickness. To avoid this non-uniformity, it is preferred that the surface of the Si substrate be placed normal to the direction of reactant gas flow in the reactor during the growth.

[0034] The second source comes from the removing process of the buffer layer. For example, if the buffer layer is removed by a polishing technique such as CMP, the CMP process may induce some uniformity. Although the CMP can improve the local uniformity, it may induce some global non-uniformity across the wafer. For example, the CMP process may polish the edge of the wafer faster than the center. As a result, the final SGOI structure has a non-uniform SiGe layer. Using two or more etch-stops, the system can improve the uniformity as described in the embodiment below.

[0035] FIG. 6 is block diagram of a SGOI substrate with improved SiGe layer uniformity using two etch stop layers, which is especially suitable for SGOI substrates with high Ge composition. As shown in FIG. 6, a compositionally graded Si_1-xGe_xbuffer 56 is grown on a silicon substrate 54, where Ge composition x is increasing gradually from zero to about 0.2. A uniform etch-stop layer 60 of Si_0.8Ge_0.2is deposited, and then a continuing compositionally graded Si_1-yGe_ybuffer 62 is provided where Ge composition y is increasing gradually from about 0.2 to a higher value, for example 0.8. A second etch-stop layer 64 of strained-Si is then grown. A uniform Si_0.2Ge_0.8layer 66 is deposited with a Ge composition of 80%. After flipping over and bonding to a second insulating substrate, the first substrate s removed. During a first etching step, the first compositionally graded Si_1-xGe_xbuffer 56 is removed and the etching stops at the first etch-stop layer 60 of Si_0.8Ge_0.2. With another etching step, the second compositionally graded Si_1-yGe_ybuffer 62 is removed and the etching stops at the second etch-stop layer 64 of strained-Si. Removing the second etch-stop layer 64, the final relaxed Si_0.2Ge_0.8layer 66 is released, resulting in a Si_0.2Ge_0.8-on-insulator substrate. {In the above process, the surface of the deposited layers may be very rough due to the crosshatch in the SiGe buffer. A smoother strained-Si and relaxed SiGe layer may be wanted. A CMP step can be used for this purpose to smooth for example the compositionally graded Si_1-yGe_ybuffer 62, before depositing the second etch-stop layer 64.

[0036] FIG. 7 is a block diagram of a GaAs-on-insulator substrate. As shown in FIG. 7, a compositionally graded Si_1-xGe_xbuffer 74 is grown on a silicon substrate 72, where Ge composition x is increasing gradually from zero to about 1, i.e., to pure Ge composition. Within the compositionally graded Si_1-xGe_xbuffer, a portion of the buffer with Ge composition larger than about 20% forms a natural SiGe etch stop. Then a second etch-stop layer 76 of strained-Si is grown, followed by a relaxed Ge layer 78. A uniform GaAs layer 80 is then deposited. After flipping over and bonding to a second insulating substrate, the first substrate is removed. During the first etching step, the portion of the compositionally graded Si_1-xGe_xbuffer 74 with Ge composition smaller than 20% is removed and the etching stops at the first etch-stop layer. With the second etching step, the remaining compositionally graded Si_1-xGe_xbuffer 74 is removed and the etching stops at the second etch-stop layer 76 of strained-Si. Removing the second etch-stop layer 76 of strained-Si and the Ge layer 78 results in a GaAs-on-insulator structure.

[0037] In all of the above-mentioned SGOI or GaAs-on-insulator fabrication processes, wafer bonding is used. In order to bond two surfaces, the surfaces should be smooth enough, with a very small surface roughness. However, the as-grown SiGe layer, strained Si layer, Ge layer or GaAs layer can be rough. Typically, the compositionally graded SiGe buffer shows a very rough surface due to the cross-hatch (a dislocation-induced phenomenon). The CMP process is conventionally used to smooth the surface before bonding. However, as described above, CMP may induce global non-uniformity across the wafer. Moreover, in some cases, there may not be enough thickness for a surface to be polished. For example, if a layer is a strained Si etch-stop layer, its thickness is very small in order to keep it strained without relaxation, for example 10 nm.

[0038] Two approaches may be used to solve this issue. The first approach is before depositing the last thin material layer (e.g., the last layer is a strained Si layer), polish the SiGe buffer layer to achieve enough surface smoothness. Then grow the last strained Si etch-stop layer, which results in a smoother final surface. If the surface is smooth enough, the structure can be bonded directly. Even if polishing is still needed, it will reduce the thickness to be polished.

[0039] The second approach requires before bonding to deposit an additional insulating material layer like an oxide layer on the first structure. Afterward, polish this additional insulating layer to achieve enough surface smoothness, and then bond the polished insulating layer to a second substrate.

[0040] FIG. 8 is a block diagram of a Si₀₈Ge_0.2-on-insulator substrate with improved Si_0.8Ge_0.2layer uniformity. As shown in FIG. 8, a compositionally graded Si_1-xGe_xbuffer 84 is grown on a silicon substrate 82, where Ge composition x is increasing gradually from zero to about 20%. Then a Si_0.8Ge_0.2etch-stop layer 86 with selected thickness is deposited. The Si_0.8Ge_0.2etch-stop layer 86 will also contribute to the SiGe layer in the final Si_0.8Ge_0.2-on-insulator substrate. The thickness of the Si_0.8Ge_0.2etch-stop layer 86 is thick enough to sustain the selective etch process. This thickness is also chosen deliberately such that the resulting final Si_0.8Ge_0.2-on-insulator substrate has a desired Si_{0 8}Ge_0.2layer thickness. For example, for the purpose of fabricating high mobility strained-Si MOSFET on Si_0.8Ge_0.2-on-insulator substrate, a final Si_0.8Ge_0.2layer 86 thickness of 100 nm or less may be desired. After the deposition of Si_0.8Ge_0.2etch-stop layer 86, an additional insulating layer is deposited, for example an oxide layer 88. The oxide layer 88 is polished by CMP to achieve surface smoothness required by wafer bonding. By doing this, the polishing of Si_0.8Ge_0.2etch-stop layer 86 is avoided. Without the polishing step, the Si_0.8Ge_0.2etch-stop layer 86 can maintain its good uniformity. After flipping over and bonding to a second substrate, the first substrate is removed. After a selective etching process with TMAH or KOH, which removes the compositionally graded Si_1-xGe_xbuffer and stops at the Si_0.8Ge_0.2etch-stop layer 86, a final Si_0.8Ge_0.2-on-insulator substrate results. The structure has good SiGe layer uniformity. Polishing may be used to smooth the Si_0.8Ge_0.2surface after etching without removing too much material. Then strained-Si is grown on the SGOI structure and strained-Si MOSFET may be fabricated on the SGOI with Ge composition of 20%.

[0041] Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

Claims

What is claimed is:

1. A method of fabricating a semiconductor structure comprising:

providing a first semiconductor substrate;

forming a first structure over the first semiconductor substrate by:

depositing a compositionally graded Si_1-xGe_xbuffer layer on the first semiconductor substrate, wherein a Ge composition x increases to a value greater than 0.2 and a portion of the compositionally graded Si_1-xGe_xbuffer layer comprises a Ge composition greater than about 20%, and

depositing one or more first material layers comprising at least one of relaxed Si_1-yGe_y, strained Si_1-zGe_z, strained-Si, Ge, GaAs, III-V materials, or II-VI materials, wherein Ge compositions y and z are values selected from a range of 0 to 1;

bonding the first structure to a second substrate;

removing the first substrate and at least a portion of the compositionally graded Si_1-xGe_xbuffer layer;

removing any remaining portion of the compositionally graded Si_1-xGe_xbuffer layer, thereby exposing at least one of the one or more first material layers; and

smoothing a surface of the exposed at least one of the one or more first material layers.

2. The method of claim 1, wherein the second substrate comprises an insulating layer disposed on a surface thereof.

3. The method of claim 1 further comprising forming an insulating layer over the one or more first material layers before bonding.

4. The method of claim 1 further comprising smoothing a surface of one of the one or more first material layers before bonding.

5. The method of claim 1 further comprising smoothing a surface of the first structure before bonding.

6. The method of claim 1, further comprising:

after smoothing the surface of the exposed at least one of the one or more first material layers, depositing one or more second material layers over the exposed at least one of the one or more first material layers, the one or more second material layers including at least one of relaxed Si_1-yGe_y, strained Si_1-zGe_z, strained-Si, Ge, GaAs, III-V materials, or II-VI materials, where Ge compositions y and z are values selected from a range of 0 to 1.

7. The method of claim 1 further comprising fabricating a semiconductor device selected from the group consisting of a FET device, a MOSFET device, a MESFET device, a solar cell device, and an optoelectronic device.

8. The method of claim 1 wherein the Ge composition x increases from about 0 to a value greater than 0.2.

Patent Citations (340)

Patent	Date	Inventor	Cited By
US4010045(A)	1977-03-01	Ruehrwein	Applicant
US4370510(A)	1983-01-01	Stirn	Examiner
US4704302(A)	1987-11-01	Bruel et al.	Applicant
US4710788(A)	1987-12-01	Dambkes et al.	Applicant
US4969031(A)	1990-11-01	Kobayashi et al.	Applicant
US4987462(A)	1991-01-01	Kim et al.	Applicant
US4990979(A)	1991-02-01	Otto	Applicant
US4997776(A)	1991-03-01	Harame et al.	Applicant
US5089872(A)	1992-02-01	Ozturk et al.	Applicant
US5091767(A)	1992-02-01	Bean et al.	Applicant
US5155571(A)	1992-10-01	Wang et al.	Applicant
US5166084(A)	1992-11-01	Pfiester	Applicant
US5177583(A)	1993-01-01	Endo et al.	Applicant
US5202284(A)	1993-04-01	Kamins et al.	Applicant
US5207864(A)	1993-05-01	Bhat et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5212110(A)	1993-05-01	Pfiester et al.	Applicant
US5240876(A)	1993-08-01	Gaul et al.	Applicant
US5241197(A)	1993-08-01	Murakami et al.	Applicant
US5242847(A)	1993-09-01	Ozturk et al.	Applicant
US5250445(A)	1993-10-01	Bean et al.	Applicant
US5285086(A)	1994-02-01	Fitzgerald	Applicant
US5291439(A)	1994-03-01	Kauffmann et al.	Applicant
US5298452(A)	1994-03-01	Meyerson	Applicant
US5310451(A)	1994-05-01	Tejwani et al.	Applicant
US5316958(A)	1994-05-01	Meyerson	Applicant
US5346848(A)	1994-09-01	Grupen-Shemansky et al.	Applicant
US5374564(A)	1994-12-01	Bruel	Applicant
US5399522(A)	1995-03-01	Ohori	Applicant
US5405802(A)	1995-04-01	Yamagata et al.	Applicant
US5413679(A)	1995-05-01	Godbey	Applicant
US5424243(A)	1995-06-01	Takasaki	Applicant
US5426069(A)	1995-06-01	Selvakumar et al.	Applicant
US5426316(A)	1995-06-01	Mohammad	Applicant
US5439843(A)	1995-08-01	Sakaguchi et al.	Applicant
US5442205(A)	1995-08-01	Brasen et al.	Applicant
US5461250(A)	1995-10-01	Burghartz et al.	Applicant
US5479033(A)	1995-12-01	Baca et al.	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5523243(A)	1996-06-01	Mohammad	Applicant
US5523592(A)	1996-06-01	Nakagawa et al.	Applicant
US5534713(A)	1996-07-01	Ismail et al.	Applicant
US5536361(A)	1996-07-01	Kondo et al.	Applicant
US5548128(A)	1996-08-01	Soref et al.	Applicant
US5572043(A)	1996-11-01	Shimizu et al.	Applicant
US5596527(A)	1997-01-01	Tomioka et al.	Applicant
US5607876(A)	1997-03-01	Biegelsen et al.	Applicant
US5617351(A)	1997-04-01	Bertin et al.	Applicant
US5630905(A)	1997-05-01	Lynch et al.	Applicant
US5659187(A)	1997-08-01	Legoues et al.	Applicant
US5683934(A)	1997-11-01	Candelaria	Applicant
US5698869(A)	1997-12-01	Yoshimi et al.	Applicant
US5705421(A)	1998-01-01	Matsushita et al.	Applicant
US5714777(A)	1998-02-01	Ismail et al.	Applicant
US5728623(A)	1998-03-01	Mori	Applicant
US5739567(A)	1998-04-01	Wong	Applicant
US5777347(A)	1998-07-01	Bartelink	Applicant
US5786612(A)	1998-07-01	Otani et al.	Applicant
US5786614(A)	1998-07-01	Chuang et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5808344(A)	1998-09-01	Ismail et al.	Applicant
US5821577(A)	1998-10-01	Crabbe' et al.	Applicant
US5847419(A)	1998-12-01	Imai et al.	Applicant
US5855693(A)	1999-01-01	Murari et al.	Applicant
US5863830(A)	1999-01-01	Bruel et al.	Applicant
US5877070(A)	1999-03-01	Goesele et al.	Applicant
US5885987(A)	1999-03-01	Timmerman et al.	Applicant
US5891769(A)	1999-04-01	Liaw et al.	Applicant
US5906951(A)	1999-05-01	Chu et al.	Examiner
US5912479(A)	1999-06-01	Mori et al.	Applicant
US5923046(A)	1999-07-01	Tezuka et al.	Applicant
US5943560(A)	1999-08-01	Chang et al.	Applicant
US5951757(A)	1999-09-01	Dubbelday et al.	Applicant
US5963817(A)	1999-10-01	Chu et al.	Applicant
US5966622(A)	1999-10-01	Levine et al.	Applicant
US5993677(A)	1999-11-01	Biasse et al.	Applicant
US5998807(A)	1999-12-01	Lustig et al.	Applicant
US6013134(A)	2000-01-01	Chu et al.	Applicant
US6013553(A)	2000-01-01	Wallace et al.	Applicant
US6013563(A)	2000-01-01	Henley et al.	Applicant
US6020252(A)	2000-02-01	Aspar et al.	Applicant
US6033974(A)	2000-03-01	Henley et al.	Applicant
US6033995(A)	2000-03-01	Muller	Applicant
US6058044(A)	2000-05-01	Suglura et al.	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6074919(A)	2000-06-01	Gardner et al.	Applicant
US6096590(A)	2000-08-01	Chan et al.	Applicant
US6103559(A)	2000-08-01	Gardner et al.	Applicant
US6103597(A)	2000-08-01	Aspar et al.	Applicant
US6103599(A)	2000-08-01	Henley et al.	Applicant
US6107653(A)	2000-08-01	Fitzgerald	Applicant
US6111267(A)	2000-08-01	Fischer et al.	Applicant
US6117750(A)	2000-09-01	Bensahel et al.	Applicant
US6130453(A)	2000-10-01	Mei et al.	Applicant
US6133799(A)	2000-10-01	Favors et al.	Applicant
US6140687(A)	2000-10-01	Shimomura et al.	Applicant
US6143636(A)	2000-11-01	Forbes et al.	Applicant
US6153495(A)	2000-11-01	Kub et al.	Applicant
US6154475(A)	2000-11-01	Soref et al.	Applicant
US6160303(A)	2000-12-01	Fattaruso	Applicant
US6162688(A)	2000-12-01	Gardner et al.	Applicant
US6162705(A)	2000-12-01	Henley et al.	Applicant
US6166411(A)	2000-12-01	Buynoski	Examiner
US6184111(B1)	2001-02-01	Henley et al.	Applicant
US6190998(B1)	2001-02-01	Bruel et al.	Applicant
US6191007(B1)	2001-02-01	Matsui et al.	Applicant
US6191432(B1)	2001-02-01	Sugiyama et al.	Applicant
US6194722(B1)	2001-02-01	Fiorini et al.	Applicant
US6204529(B1)	2001-03-01	Lung et al.	Applicant
US6207977(B1)	2001-03-01	Augusto	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6218677(B1)	2001-04-01	Broekaert	Applicant
US6225192(B1)	2001-05-01	Aspar et al.	Applicant
US6228694(B1)	2001-05-01	Doyle et al.	Applicant
US6232138(B1)	2001-05-01	Fitzgerald et al.	Applicant
US6235567(B1)	2001-05-01	Huang	Applicant
US6235568(B1)	2001-05-01	Murthy et al.	Applicant
US6242324(B1)	2001-06-01	Kub et al.	Applicant
US6249022(B1)	2001-06-01	Lin et al.	Applicant
US6251751(B1)	2001-06-01	Chu et al.	Applicant
US6251755(B1)	2001-06-01	Furukawa et al.	Applicant
US6261929(B1)	2001-07-01	Gehrke et al.	Applicant
US6266278(B1)	2001-07-01	Harari et al.	Applicant
US6271551(B1)	2001-08-01	Schmitz et al.	Applicant
US6271726(B1)	2001-08-01	Fransis et al.	Applicant
US6281532(B1)	2001-08-01	Doyle et al.	Applicant
US6290804(B1)	2001-09-01	Henley et al.	Applicant
US6291321(B1)	2001-09-01	Fitzgerald	Applicant
US6303468(B1)	2001-10-01	Aspar et al.	Applicant
US6313016(B1)	2001-11-01	Kibbel et al.	Applicant
US6316301(B1)	2001-11-01	Kant	Applicant
US6323108(B1)	2001-11-01	Kub et al.	Applicant
US6326664(B1)	2001-12-01	Chau et al.	Applicant
US6326667(B1)	2001-12-01	Sugiyama et al.	Applicant
US6329063(B2)	2001-12-01	Lo et al.	Applicant
US6335546(B1)	2002-01-01	Tsuda et al.	Applicant
US6339232(B1)	2002-01-01	Takagi	Applicant
US6344417(B1)	2002-02-01	Usenko	Applicant
US6346459(B1)	2002-02-01	Usenko et al.	Applicant
US6350311(B1)	2002-02-01	Chin et al.	Applicant
US6350993(B1)	2002-02-01	Chu et al.	Applicant
US6352909(B1)	2002-03-01	Usenko	Applicant
US6355493(B1)	2002-03-01	Usenko	Applicant
US6368733(B1)	2002-04-01	Nishinaga	Applicant
US6368938(B1)	2002-04-01	Usenko	Applicant
US6369438(B1)	2002-04-01	Sugiyama et al.	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US6372593(B1)	2002-04-01	Hattori et al.	Applicant
US6372609(B1)	2002-04-01	Aga et al.	Applicant
US6387829(B1)	2002-05-01	Usenko et al.	Applicant
US6391740(B1)	2002-05-01	Cheung et al.	Applicant
US6399970(B2)	2002-06-01	Kubo et al.	Applicant
US6403975(B1)	2002-06-01	Brunner et al.	Applicant
US6407406(B1)	2002-06-01	Tezuka	Applicant
US6410371(B1)	2002-06-01	Yu et al.	Applicant
US6420937(B1)	2002-07-01	Akatsuka et al.	Applicant
US6425951(B1)	2002-07-01	Chu et al.	Applicant
US6429061(B1)	2002-08-01	Rim	Applicant
US6445016(B1)	2002-09-01	An et al.	Applicant
US6448152(B1)	2002-09-01	Henley et al.	Applicant
US6455397(B1)	2002-09-01	Belford	Applicant
US6458672(B1)	2002-10-01	Henley et al.	Applicant
US6475072(B1)	2002-11-01	Canaperi et al.	Applicant
US6489639(B1)	2002-12-01	Hoke et al.	Applicant
US6500694(B1)	2002-12-01	Enquist	Applicant
US6514836(B2)	2003-02-01	Belford	Applicant
US6515335(B1)	2003-02-01	Christiansen et al.	Applicant
US6521041(B2)	2003-02-01	Wu et al.	Applicant
US6524935(B1)	2003-02-01	Canaperi et al.	Applicant
US6534380(B1)	2003-03-01	Yamauchi et al.	Applicant
US6534381(B2)	2003-03-01	Cheung et al.	Applicant
US6555839(B2)	2003-04-01	Fitzgerald	Applicant
US6563152(B2)	2003-05-01	Roberds et al.	Applicant
US6573126(B2)	2003-06-01	Cheng et al.	Applicant
US6583015(B2)	2003-06-01	Fitzgerald et al.	Applicant
US6583437(B2)	2003-06-01	Mizuno et al.	Applicant
US6591321(B1)	2003-07-01	Armilli et al.	Applicant
US6593191(B2)	2003-07-01	Fitzgerald	Applicant
US6593625(B2)	2003-07-01	Christiansen et al.	Applicant
US6596610(B1)	2003-07-01	Kuwabara et al.	Applicant
US6597016(B1)	2003-07-01	Yuki et al.	Applicant
US6602613(B1)	2003-08-01	Fitzgerald	Applicant
US6603156(B2)	2003-08-01	Rim	Applicant
US6605498(B1)	2003-08-01	Murthy et al.	Applicant
US6607948(B1)	2003-08-01	Sugiyama et al.	Applicant
US6621131(B2)	2003-09-01	Murthy et al.	Applicant
US6624047(B1)	2003-09-01	Sakaguchi et al.	Applicant
US6624478(B2)	2003-09-01	Anderson et al.	Applicant
US6632724(B2)	2003-10-01	Henley et al.	Applicant
US6635909(B2)	2003-10-01	Clark et al.	Applicant
US6645831(B1)	2003-11-01	Shaheen et al.	Applicant
US6646322(B2)	2003-11-01	Fitzgerald	Applicant
US6649480(B2)	2003-11-01	Fitzgerald et al.	Applicant
US6649492(B2)	2003-11-01	Chu et al.	Applicant
US6656271(B2)	2003-12-01	Yonchara et al.	Applicant
US6657223(B1)	2003-12-01	Wang et al.	Applicant
US6664169(B1)	2003-12-01	Iwasaki et al.	Applicant
US6674150(B2)	2004-01-01	Takagi et al.	Applicant
US6677183(B2)	2004-01-01	Sakaguchi et al.	Applicant
US6677192(B1)	2004-01-01	Fitzgerald	Applicant
US6680240(B1)	2004-01-01	Maszara	Applicant
US6680260(B2)	2004-01-01	Akiyama et al.	Applicant
US6689211(B1)	2004-02-01	Wu et al.	Examiner
US6690043(B1)	2004-02-01	Usuda et al.	Applicant
US6703144(B2)	2004-03-01	Fitzgerald	Applicant
US6703648(B1)	2004-03-01	Xiang et al.	Applicant
US6703688(B1)	2004-03-01	Fitzgerald	Applicant
US6706614(B1)	2004-03-01	An et al.	Applicant
US6706618(B2)	2004-03-01	Takisawa et al.	Applicant
US6707106(B1)	2004-03-01	Wristers et al.	Applicant
US6709903(B2)	2004-03-01	Christiansen et al.	Applicant
US6709909(B2)	2004-03-01	Mizuno et al.	Applicant
US6713326(B2)	2004-03-01	Cheng et al.	Applicant
US6723661(B2)	2004-04-01	Fitzgerald	Applicant
US6730551(B2)	2004-05-01	Lee et al.	Applicant
US6737670(B2)	2004-05-01	Cheng et al.	Applicant
US6743684(B2)	2004-06-01	Liu	Applicant
US6750130(B1)	2004-06-01	Fitzgerald	Applicant
US6790747(B2)	2004-09-01	Henley et al.	Applicant
US6828214(B2)	2004-12-01	Notsu et al.	Applicant
US6890835(B1)	2005-05-01	Chu et al.	Applicant
US7091095(B2)	2006-08-01	Chu	Applicant
US2001/0003664(A1)	2001-06-01	Yamaguchi	Applicant
US2001/0007789(A1)	2001-07-01	Aspar et al.	Applicant
US2002/0043660(A1)	2002-04-01	Yamazaki et al.	Applicant
US2002/0063292(A1)	2002-05-01	Armstrong et al.	Applicant
US2002/0084000(A1)	2002-07-01	Fitzgerald	Applicant
US2002/0096717(A1)	2002-07-01	Chu et al.	Applicant
US2002/0100942(A1)	2002-08-01	Fitzgerald et al.	Applicant
US2002/0123167(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0123183(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0125471(A1)	2002-09-01	Fitzgerald et al.	Applicant
US2002/0125497(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0167048(A1)	2002-11-01	Tweet et al.	Applicant
US2002/0168864(A1)	2002-11-01	Cheng et al.	Applicant
US2002/0190284(A1)	2002-12-01	Murthy et al.	Applicant
US2003/0003679(A1)	2003-01-01	Doyle et al.	Applicant
US2003/0013305(A1)	2003-01-01	Sugii et al.	Applicant
US2003/0013323(A1)	2003-01-01	Hammond et al.	Applicant
US2003/0027381(A1)	2003-02-01	Buynoski et al.	Applicant
US2003/0034529(A1)	2003-02-01	Fitzgerald et al.	Applicant
US2003/0057439(A1)	2003-03-01	Fitzgerald	Applicant
US2003/0077867(A1)	2003-04-01	Fitzergald	Applicant
US2003/0080361(A1)	2003-05-01	Murthy et al.	Applicant
US2003/0102498(A1)	2003-06-01	Braithwaite et al.	Applicant
US2003/0119280(A1)	2003-06-01	Lee et al.	Applicant
US2003/0127646(A1)	2003-07-01	Christiansen et al.	Applicant
US2003/0139000(A1)	2003-07-01	Bedell et al.	Applicant
US2003/0141548(A1)	2003-07-01	Anderson et al.	Applicant
US2003/0157787(A1)	2003-08-01	Murthy et al.	Applicant
US2003/0160300(A1)	2003-08-01	Takenaka et al.	Applicant
US2003/0178681(A1)	2003-09-01	Clark et al.	Applicant
US2003/0189229(A1)	2003-10-01	Mouli	Applicant
US2003/0199126(A1)	2003-10-01	Chu et al.	Applicant
US2003/0201458(A1)	2003-10-01	Clark et al.	Applicant
US2003/0203600(A1)	2003-10-01	Chu et al.	Applicant
US2003/0207127(A1)	2003-11-01	Murthy et al.	Applicant
US2003/0215990(A1)	2003-11-01	Fitzgerald et al.	Applicant
US2003/0218189(A1)	2003-11-01	Christiansen et al.	Applicant
US2003/0219957(A1)	2003-11-01	Kuwabara et al.	Applicant
US2003/0227036(A1)	2003-12-01	Sugiyama et al.	Applicant
US2003/0227057(A1)	2003-12-01	Lochtefeld et al.	Applicant
US2003/0230778(A1)	2003-12-01	Park et al.	Applicant
US2003/0232467(A1)	2003-12-01	Anderson et al.	Applicant
US2004/0005740(A1)	2004-01-01	Lochtefeld et al.	Applicant
US2004/0007715(A1)	2004-01-01	Webb et al.	Applicant
US2004/0007724(A1)	2004-01-01	Murthy et al.	Applicant
US2004/0009649(A1)	2004-01-01	Kub et al.	Applicant
US2004/0012037(A1)	2004-01-01	Venkatesan et al.	Applicant
US2004/0012075(A1)	2004-01-01	Bedell et al.	Applicant
US2004/0014276(A1)	2004-01-01	Murthy et al.	Applicant
US2004/0014304(A1)	2004-01-01	Bhattacharyya	Applicant
US2004/0018699(A1)	2004-01-01	Boyd et al.	Applicant
US2004/0031979(A1)	2004-02-01	Lochtefeld et al.	Applicant
US2004/0031990(A1)	2004-02-01	Jin et al.	Applicant
US2004/0041174(A1)	2004-03-01	Okihara	Applicant
US2004/0041210(A1)	2004-03-01	Mouli	Applicant
US2004/0048091(A1)	2004-03-01	Sato et al.	Applicant
US2004/0048454(A1)	2004-03-01	Sakaguchi	Applicant
US2004/0051140(A1)	2004-03-01	Bhattacharyya	Applicant
US2004/0053477(A1)	2004-03-01	Ghyselen et al.	Applicant
US2004/0070035(A1)	2004-04-01	Murthy et al.	Applicant
US2004/0075149(A1)	2004-04-01	Fitzgerald et al.	Applicant
US2004/0084735(A1)	2004-05-01	Murthy et al.	Applicant
US2004/0119101(A1)	2004-06-01	Schrom et al.	Applicant
US2004/0142545(A1)	2004-07-01	Ngo et al.	Applicant
US2004/0173790(A1)	2004-09-01	Yeo et al.	Applicant
US2004/0173815(A1)	2004-09-01	Yeo et al.	Applicant
DE4101167	1992-07-01		Applicant
EP514018	1992-11-01		Applicant
EP587520	1994-03-01		Applicant
EP683522(A2)	1995-11-01		Applicant
EP828296	1998-03-01		Applicant
EP829908	1998-03-01		Applicant
EP838858	1998-04-01		Applicant
EP1020900	2000-07-01		Applicant
EP1174928	2002-01-01		Applicant
FR2701599	1993-09-01		Applicant
GB2342777	2000-04-01		Applicant
JP2-210816	1990-08-01		Applicant
JP3-036717	1991-02-01		Applicant
JP4-307974	1992-10-01		Applicant
JP5-166724	1993-07-01		Applicant
JP6-177046	1994-06-01		Applicant
JP6-244112	1994-09-01		Applicant
JP6-252046	1994-09-01		Applicant
JP7-094420	1995-04-01		Applicant
JP7-106446	1995-04-01		Applicant
JP7-240372	1995-09-01		Applicant
JP61-141116	1996-06-01		Applicant
JP9-219524	1997-08-01		Applicant
JP10-270685	1998-10-01		Applicant
JP11-233744	1999-08-01		Applicant
JP2000-021783	2000-01-01		Applicant
JP2000-31491	2000-01-01		Applicant
JP2001-319935	2001-11-01		Applicant
JP2002-076334	2002-03-01		Applicant
JP2002-164520	2002-06-01		Applicant
JP2002-289533	2002-10-01		Applicant
WO98/59365	1998-12-01		Applicant
WO99/53539	1999-10-01		Applicant
WO/48239	2000-08-01		Applicant
WO/54338	2000-09-01		Applicant
WO1/22482	2001-03-01		Applicant
WO1/54202	2001-07-01		Applicant
WO1/93338	2001-12-01		Applicant
WO1/99169	2001-12-01		Applicant
WO2/13262	2002-02-01		Applicant
WO2/15244	2002-02-01		Applicant
WO2/27783	2002-04-01		Applicant
WO2/47168	2002-06-01		Applicant
WO2/071488	2002-09-01		Applicant
WO2/071491	2002-09-01		Applicant
WO2/071495	2002-09-01		Applicant
WO2/082514	2002-10-01		Applicant
WO2004/006311	2004-01-01		Applicant
WO2004/006326	2004-01-01		Applicant
WO2004/006327	2004-01-01		Applicant
WO2004/019403	2004-03-01		Applicant
WO2004/019404	2004-03-01		Applicant

Non-Patent Literature (186)

Fitzgerald et al., “Totally Relaxed GexSi1-x Layers With Low Threading Dislocation Densities Grown on Si Substrates”, Applied Physics Letters, 59 (7), Aug. 12, 1991.Applicant
Armstrong et al, “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764.Applicant
Armstrong, “Technology for SiGe Heterostructure-Based CMOS Devices,” Thesis Submitted to the Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science on Jun. 30, 1999, pp. 1-154.Applicant
Augusto et al., “Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,” Thin Solid Films, vol. 294, No. 1-2, pp. 254-258 (Feb. 15, 1997).Applicant
Barradas et al., “RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,” Modern Physics Letters B (2001) (abstract).Applicant
Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical System (MEMs), (Jan. 17-21, 1999) pp. 205-210.Applicant
Bouillon et al., “Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,” IEEE, (1996) pp. 21.2.1-21.2.4.Applicant
Bruel et al., “® Smart Cut: A Promising New SOI Material Technology,” Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.Applicant
Bruel, “Silicon on Insulator Material Technology,” Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.Applicant
Brunner et al., “Molecular beam epitaxy growth and thermal stability of Si1-x Gex layers on extremely thin silicon-on-insulator substrates,” Thin Solid Films, vol. 321 (1998) pp. 245-250.Applicant
Bufler et al., “Hole transport in strained Sil-xGex alloys on Sil- yGey substrates,” Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.Applicant
Burghartz et al., “Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology”, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104.Applicant
Carlin et al., “High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,” IEEE (2000) pp. 1006-1011.Applicant
Chang et al., “Selective Etching of SiGe on SiGe//Si Heterostructures,” Journal of the Electrochemical Society, vol. 138, No. 1 (Jan. 1991) pp. 202-204.Applicant
Chen et al., “The Band Model and the Etching Mechanism of Silicon in Aqueous KOH,” J. Electrochem. Soc., vol. 142, No. 1 (Jan. 1995) pp. 170-176.Applicant
Cheng et al., “Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,” Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.Applicant
Cullis et al, “Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,” Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.Applicant
Currie et al., “Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,” vol. 72 No. 14, p. 1718-1720, Feb. 1998.Applicant
Currie et al., “Carrier mobilities and process stability of strained S in- and p-MOSFETs on SiGe virtual substrates,” J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.Applicant
Eaglesham et al., “Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),” Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.Applicant
Feijoo et al., “Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,” Journal of Electronic Materials, vol. 23, No. 6 (1994) pp. 493-496.Applicant
Finne et al., “A Water-Amine-Complexing Agent System for Etching Silicon,” J. Electrochem. Soc., vol. 114, No. 9 (Sep. 1967) pp. 965-970.Applicant
Fischetti et al., “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.Applicant
Fischetti, “Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,” Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.Applicant
Fitzgerald et al., “Dislocation dynamics in relaxed graded composition semiconductors,” Materials Science and Engineering B67, (1999) pp. 53-61.Applicant
Fitzgerald et al., “Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,” J. Vac. Sci. Technol. B, vol. 10, No. 4 (Jul./Aug. 1992) pp. 1807-1819.Applicant
Fukatsu “SiGe-based semiconductor-on-insulator substrate created by low-energy separation-by-implanted-oxygen,” Applied Physics Letters, vol. 72, No. 26 (Jun. 29, 1998) pp. 3485-3487.Applicant
Garone et al., “Silicon-vapor phase epitaxial growth catalysis by the presence of germane,” Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.Applicant
Godbey et al., (1990) “Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained SI0.7GE0.3 Layer as an Etch Stop,” Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.Applicant
Godbey et al., “A Si0.7Ge0.3 strained-layer etch stop for the generation of thin layer undoped silicon,” Appl. Phys. Lett., vol. 56 No. 4 (Jan. 22, 1990) pp. 373-375.Applicant
Gray and Meyer, “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, 1984, pp. 605-632.Applicant
Grillot et al., “Acceptor diffusion and segregation in (AlxGa1-x)0.5In0.5P heterostructures”, Journal of Applied Physics, vol. 91, No. 8, Apr. 2002, pp. 4891-4899.Applicant
Grützmacher et al., “Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,” Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.Applicant
Hackbarth et al., “Alternatives to thick MBE-grown relaxed SiGe buffers,” Thin Solid Films, vol. 369 (Jul. 2000) pp. 148-151.Applicant
Hackbarth et al., “Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,” Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.Applicant
Halsall et al., “Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AlGalnP system,” Journal of Applied Physics, vol. 85, No. 1, Jan. 1999, pp. 199-202.Applicant
Herzog et al., “SiGe-based FETs: buffer issues and device results,” Thin Solid Films, vol. 380 (2000) pp. 36-41.Applicant
Höck et al., “Carrier mobilities in modulation doped Si 1-xGex heterostructures with respect to FET applications,” Thin Solid Films, vol. 336 (1998) pp. 141-144.Applicant
Höck et al., “High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,” Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.Applicant
Höck et al., “High performance 0.25 μm p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.Applicant
Hsu et al., “Surface Morphology of related GexSi1-x films”, Appl. Phys. Lett., vol. 61 No. 11, Sep. 1992, pp. 1293-1295.Applicant
Huang et al., (2001) “Carrier Mobility enhancement in strained Si-on-insulator fabricated by wafer bonding”, 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.Applicant
Huang et al., “High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,” Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.Applicant
Huang et al., “The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1023-1036.Applicant
IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), “2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,” pp. 136-140.Applicant
IBM Technical Disclosure Bulletin, vol. 32, No. 8A (Jan. 1990) “Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates”, pp. 330-331.Applicant
Ishikawa et al., “Creation of Si-Ge-based SIMOX structures by low energy oxygen implantation,” Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.Applicant
Ishikawa et al., “SiGe-on-insulator substrate using SiGe alloy grown Si(001),” Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.Applicant
Ismail et al., “Modulation-doped n-type Si/SiGe with inverted interface,” Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.Applicant
Ismail, “Si/SiGe High-Speed Field-Effect Transistors,” Electron Devices Meeting (Dec. 10, 1995 pp. 20.1.1-20.1.4..Applicant
Kearney et al., “The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well,” Semicond. Sci. Technol., vol. 13, (1998) pp. 174-180.Applicant
Kim et al., “A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier”, IEEE Microwave and Guided Wave Letters, vol. 8, No. 8, Aug. 1998, pp. 293-295.Applicant
Koester et al., “Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET's Grown by UHV-CVD,” IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.Applicant
König et al., “Design Rules for n-Type SiGe Hetero FETs,” Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547.Applicant
König et al., “p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates,” IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.Applicant
König et al., “SiGe HBTs and HFETs,” Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.Applicant
Kuznetsov et al., “Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,” J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995).Applicant
Langdo et al., (2002) “Preparation of Novel SiGe-free Strained Si on Insulator Substrates” IEEE International SOI Conference, pp. 211-212 (XP002263057).Applicant
Larson, “Integrated Circuit Technology Options for RFIC's□Present Status and Future Directions”, IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.Applicant
Leancu et al., “Anisotropic etching of germanium,” Sensors and Actuators A, vol. 46-47 (1995) pp. 35-37.Applicant
Lee and Wong, “CMOS RF Integrated Circuits at 5 GHz and Beyond”, Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571.Applicant
Lee et al., “Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates,” Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.Applicant
Lee et al., “Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates,” Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.Applicant
LeGoues et al., “Relaxation of SiGe Thin films grown on Si/SiO2 substrates,” Appl. Phys. Lett., vol. 75, No. 11 (Jun. 1, 1994) pp. 7240-7246.Applicant
Leitz et al., “Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,” Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.Applicant
Leitz et al., “Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,” Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.Applicant
Leitz et al., “Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x<y) virtual substrates,” Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.Applicant
Li et al., “Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,” J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.Applicant
Lu et al., “High Performance 0.1 □m Gate-Length P-Type SiGe MODFET's and MOS-MODFET's”, IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652.Applicant
M. Kummer et al., “Low energy plasma enhanced chemical vapor deposition,” Materials Science and Engineering B89 (2002) pp. 288-295.Applicant
Maiti et al., “Strained-Si heterostructure field effect transistors,” Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.Applicant
Maszara, “Silicon-On-Insulator by Wafer Bonding: A Review,” Journal of the Electrochemical Society, vol. 138, No. 1 (Jan. 1991) pp. 343-347.Applicant
Meyerson et al., “Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,” Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.Applicant
Mizuno et al., “Advanced SOI-MOSFETs with Strained-SI Channel for High Speed CMOS-Electron/Hole Mobility Enhancement,” 2002 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211.Applicant
Mizuno et al., “Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.Applicant
Mizuno et al., “High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936.Applicant
Narozny et al., “Si/SiGe Heterojunction Bipolar Transistor with Graded GAP SiGe Base Made by Molecular Beam Epitaxy,” IEEE IEDM (1988) pp. 562-565.Applicant
Nayak et al., “High-Mobility Strained-Si PMOSFET's”; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716.Applicant
O'Neill et al., “SiGe Virtual substrate N-channel heterojunction MOSFETS,” Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.Applicant
Ota, Y. et al..; “Application of heterojunction FET to power amplifier for cellular telephone,” Electronic Letters, IEE Stevanage, GB, vol. 30 No. 11, May 26, 1994, pp. 906-907.Applicant
Papananos, “Radio-Frequency Microelectronic Circuits for Telecommunication Applications”, Kluwer Academic Publishers, 1999, pp. 115-117, 188-193.Applicant
Parker et al., “SiGe heterostructure CMOS circuits and applications,” Solid State Electronics, vol. 43 (1999) pp. 1497-1506.Applicant
Powell et al., “New approach to the growth of low dislocation relaxed SiGe material,” Appl. Phys. Lett., vol. 64, No. 14 (Apr. 4, 1994) pp. 1865-1858.Applicant
Ransom et al., “Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,” IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.Applicant
Reinking et al., “Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,” Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.Applicant
Rim et al, “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's,” IEEE Transactions on Electron Devices, vol. 47, No. 7 (Jul. 2000) pp. 1406-1415.Applicant
Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs”; IEDM, 1995, pp. 517-520.Applicant
Rim, “Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors”, PhD Thesis, Stanford University, 1999; pp. 1-184.Applicant
Robbins et al., “A model for heterogeneous growth of Si1-xGex films for hydrides,” Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.Applicant
Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEEE Trans. Electron Devices, vol. 43, No. 8 (Aug. 1996) pp. 1224-1232.Applicant
Sakaguchi et al., “ELTRAN by splitting porous si layers,” Proc. 195th Int. SOI Syposium, vol. 99-3, pp. 117-121, Electrochemical Society, (1999).Applicant
Schäffler, “High-Mobility Si and Ge Structures,” Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.Applicant
Seidel et al., “Anisotropic Etching of Crystalline Silicon in Alkaline Solutions,” J. Electrochem. Soc., vol. 137, No. 11 (Nov. 1990) pp. 3626-3632.Applicant
Shang et al., “The Development of an Anisotropic Si Etch Process Selective to GexSi1-x Underlayers,” J. Electrochem. Soc., vol. 141, No. 2 (Feb. 1994) pp. 507-510.Applicant
Sugimoto and Ueno, “A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 □m CMOS VCO Circuit”, IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329.Applicant
Takagi et al., “On the Universality of Inversion Layer Mobility in Si MOSFET's: Part 1-Effects of Substrate Impurity Concentration,” IEEE Transactions on Electron Devices, vol. 41, No. 12 (Dec. 1994) pp. 2357-2362.Applicant
Ternent et al., “Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits”, IEEE Oct. 2000, pp. 38-43.Applicant
Tsang et al., “Measurements of alloy composition and strain in thin GexSi1-x layers,” J. Appl. Phys., vol. 75 No. 12 (Jun. 15, 1994) pp. 8098-8108.Applicant
Tweet et al., “Factors determining the composition of strained GeSi layers grown with disilane and germane,” Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.Applicant
Usami et al., “Spectroscopic study of Si-based quantum wells with neighboring confinement structure,” Semicon. Sci. Technol. (1997), vol. 12, pp. 1596-1602.Applicant
Welser et al., “Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,” IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.Applicant
Welser et al., “Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,” IEEE IDEM Technical Digest (1993 International Electron Devices Meeting) pp. 545-548.Applicant
Welser et al., “NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,” IEEE IDEM Technical Digest (1992 International Electron Devices Meeting) pp. 1000-1002.Applicant
Welser, “The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,” PhD Thesis, Stanford University, 1994, pp. 1-205.Applicant
Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986).Applicant
Wu, “Novel Etch-Stop Materials for Silicon Micromachining,” Thesis Submitted to the Massachusetts Institute of Technology Department of Materials Science and Engineering on May 9, 1997, pp. 1-62.Applicant
Xie et al., “Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,” The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.Applicant
Xie et al., “Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,” Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.Applicant
Xie, “SiGe Field effect transistors,” Materials Science and Engineering, vol. 25 (1999) pp. 89-121.Applicant
Yamagata et al., Bonding, Splitting and Thinning by Porous Si in ELTRAN; SOI-Epi Wafer, Mat.Res.Soc.Symp.Proc. vol. 681E 2001 Materials Research Society, pp. 18.2.1-18.2.10.Applicant
Yeo et al., “Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,” IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.Applicant
Yi et al., “Si1-xGex/Si Multiple Quantum Well Wires Fabricated Using Selective Etching,” Mat. Res. Soc. Symp. Proc., vol. 379 (1995) pp. 91-96.Applicant
Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bond ing and Substrate Removal Techniques,” Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.Applicant
Al-Bayati et al., “Exploring the limits of pre-amorphization implants on controlling channeling and diffusion of low energy B implants and ultra shallow junction formation,” 2000 Conf. on Ion Implantation Technology, pp. 54-57.Applicant
Andrieu et al., “Co-integrated Dual Strained Channels on Fully Depleted sSDOI CMOSFETs with Hf02/TiN Gate Stack down to 15 nm Gate Length,” 2005 IEEE Int'l SOI Conf. Proc.Applicant
Batterman, “Hillocks, Pits, and Etch Rate in Germanium Crystals,” Journal of Applied Physics, vol. 28, No. 11 (Nov. 1957), pp. 1236-1241.Applicant
Bohg, “Ethylene Diamine-Pyrocatechol-Water Mixture Shows Etching Anomaly in Boron-Doped Silicon,” Journal of the Electrochemical Society, vol. 118, No. 2 (Feb. 1971), pp. 401-402.Applicant
Canaperi, et al., “Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial firms,” IBM, USA (2002) (abstract only).Applicant
Desmond et al., “The Effects of Process-Induced Defects on the Chemical Selectivity of the Chemical Selectivity of Highly Doped Boron Etch Stops in Silicon,” Journal of the Electrochemical Society, vol. 141, No. 1 (Jan. 1994), pp. 178-184.Applicant
Examination Report for European Patent Application No. 01 973 651.1, dated Sep. 7, 2005, 4 pages.Applicant
Examination Report for European Patent Application No. 01 973 651.1-1528, dated Mar. 22, 2004, 3 pages.Applicant
Examination Report for European Patent Application No. 01 973 651.1-1528, dated Nov. 12, 2004, 9 pages.Applicant
Examination Report for European Patent Application No. 01 989 893.1-1235, dated Aug. 16, 2004, 5 pages.Applicant
Examination Report for European Patent Application No. 02 709 406.9-2203, dated Mar. 24, 2005, 5 pages.Applicant
Examination Report for European Patent Application No. 02 709 406.9-2203, dated May 11, 2004, 3 pages.Applicant
Examination Report for European Patent Application No. 98 931 529.6-2203, dated Jan. 10, 2002, 4 pages.Applicant
Examination Report for European Patent Application No. 98 931 529.6-2203, dated May 9, 2003, 5 pages.Applicant
Feijóo et al., “Etch Stop Barriers in Silicon Produced by Ion Implantation of Electrically Non-Active Species,” Journal of the Electrochemical Society, vol. 139, No. 8 (Aug. 1992), pp. 2309-2314.Applicant
Fitzgerald et al., “Dislocations in Relaxed SiGe/Si Heterostructures,” Physica Status Solidi A, Applied Research, Berlin, DE, vol. 171, Nr. 1, p. 227-238, Jan. 16, 1999.Applicant
Fitzgerald et al., “Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates,” Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.Applicant
Fitzgerald, “GeSi/Si Nanostructures,” Annual Review of Materials Science, vol. 25 (1995), pp. 417-454.Applicant
Frank, “Orientation-Dependent Dissolution of Germanium,” Journal of Applied Physics, vol. 31, No. 11 (Nov. 1960), pp. 1996-1999.Applicant
Gannavaram et al., “Low Temperature (≦800° C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS,” IEEE IEDM Technical Digest (2000), pp. 437-440.Applicant
Ge et al., “Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering,” IEEE IEDM Technical Digest, (2003) pp. 73-76.Applicant
Ghandi et al., “Chemical Etching of Germanium,” Journal of the Electrochemical Society, vol. 135, No. 8 (Aug. 1988), pp. 2053-2054.Applicant
Ghani et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors,” IEEE IEDM Technical Digest (2003), 978-980.Applicant
Hamada et al., “A New Aspect of Mechanical Stress Effects in Scaled MOS Devices,” IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.Applicant
Herzog et al., “X-Ray Investigation of Boron- and Germanium-Doped Silicon Epitaxial Layers,” Journal of the Electrochemical Society, vol. 131, No. 12 (Dec. 1984), pp. 2969-2974.Applicant
Holmes, “The Orientation Dependence of Etching Effects of Germanium Crystals,” Acta Metallurgica, vol. 7, No. 4 (Apr. 1959), pp. 283-290.Applicant
Huang et al., “Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices,” IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.Applicant
Huang et al., “LOCOS-Induced Stress Effects on Thin-Film SOI Devices,” IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.Applicant
Huang, et al., “Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1-xGex Source/Drain”, IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.Applicant
Hunt et al., “Highly Selective Etch Stoop by Stress Compensation for Thin-Film BESOI,” 1990 IEEE/SOI Technology Conference, (Oct. 2-4, 1990), pp. 145-146.Applicant
Iida et al., “Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility,” Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.Applicant
International Search Report for Int'l Application No. PCT/US01/46322, mailed Jan. 22, 2003.Applicant
International Search Report for Patent Application No. PCT/US98/13076, dated Oct. 27, 1998, 2 pages.Applicant
International Search Report for Related International Application No. PCT/US2003/18007, Jan. 5, 2004.Applicant
Ito et al., “Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design,” IEEE IEDM Technical Digest (2000), pp. 247-250.Applicant
Jaccodine, “Use of Modified Free Energy Theorems to Predict Equilibrium Growing and Etching Shapes,” Journal of Applied Physics, vol. 33, No. 8 (Aug. 1962), pp. 2643-2647.Applicant
Kern, “Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide,” RCA Review, vol. 39 (Jun. 1978), pp. 278-308.Applicant
Klauk et al., “Thermal stability of undoped strained Si channel SiGe heterostructures,” American Institute of Physics, Apr. 1, 1996, pp. 1975-1977, Appl. Phys. Lett., vol. 68, No. 14.Applicant
Kubota M., et al. “New SOI CMOS Proess with Selective Oxidation,” IEEE IEDM Tech. Dig., pp. 814-816 (1986).Applicant
Lang et al., “Bulk Micromachining of Ge for IR Gratings,” Journal of Micromechanics and Microengineering, vol. 6, No. 1 (Mar. 1996), pp. 46-48.Applicant
Lehmann et al., “Implanted Carbon: An Effective Etch-Stop in Silicon,” Journal of the Electrochemical Society, vol. 138, No. 5 (May 1991), pp. 3-4.Applicant
Lochtefeld et al., “Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress,” IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp. 591-593.Applicant
Ming et al., “Interfacial roughness scaling and strain in lattice mismatched Si0.4 Ge0.6 thin films on Si,” Applied Physics Lettters, vol. 67, No. 5, Jul. 31, 1995, pp. 629-631.Applicant
Ming et al., “Microscopic structure of interfaces in Si1-xGex/Si heterostructures and superlattices studied by x-ray scattering and fluorescence yield,” Physical Review B, vol. 47, No. 24, pp. 373-381, Jun. 15, 1993.Applicant
Nishi et al. “Handbook of Semiconductor Manufacturing Technology,” Marcel Dekker AG, New York, NY, 2000 pp. 1-22.Applicant
Notice of Final Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 25, 2003 2 pages (English translation attached).Applicant
Notice of Preliminary Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 21, 2002, 2 pages (English translation attached).Applicant
O'Neill, et al., “Deep Submicron CMOS Based on Silicon Germanium Technology,” Fellow, IEEE Transactions on Electron Devices, vol. 43, No. 6, Jun. 1996 pp. 911-918.Applicant
Ootsuka et al., “A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications,” IEEE IEDM Technical Digest (2000), pp. 575-578.Applicant
Ota et al., “Novel Locally Strained Channel Technique for High Performance 55nm CMOS,” IEEE IEDM Technical Digest (2002), pp. 27-30.Applicant
Palik et al., “Ellipsometric Study of the Etch-Stop Mechanism in Heavily Doped Silicon,” Journal of the Electrochemical Society, vol. 132, No. 1 (Jan. 1985), pp. 135-141.Applicant
Palik et al., “Study of Bias-Dependent Etching of Si in Aqueous KOH,” Journal of the Electrochemical Society, vol. 134, No. 2 (Feb. 1987), pp. 404-409.Applicant
Palik et al., “Study of the Etch-Stop Mechanism in Silicon,” Journal of the Electrochemical Society, vol. 129, No. 9 (Sep. 1982), pp. 2051-2059.Applicant
Partial International Search Report for Internation Patent Application No. PCT/US2006/035814, Feb. 7, 2007 (7 pages).Applicant
Rai-Choudhury et al., “Doping of Epitaxial Silicon,” Journal of Crystal Growth, vol. 7 (1970), pp. 361-367.Applicant
Raley et al., “(100) Silicon Etch-Rate Dependence on Boron Concentration in Ethylenediamine-Pyrocatechol-Water Solutions,” Journal of the Electrochemical Society, vol. 131, No. 1 (Jan. 1984), pp. 161-171.Applicant
Rosenblad et al., “Strain relaxation of graded SiGe buffers grown at very high rates,” Materials Science and Engineering B, vol. 71, Nr. 1-3, p. 20-23 (Feb. 2000).Applicant
Senna et al., “Gallium Doping for Silicon Etch Stop in KOH,” Transducers '95/Eurosensors IX, the 8th International Conference on Solid-State Sensors and Actuators and Eurosensors IX, Stockholm, Sweden, Jun. 25-29, 1995, pp. 194-195.Applicant
Shimizu et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement,” IEEE IEDM Technical Digest (2001), pp. 433-436.Applicant
Soderbarg, “Fabrication of BESOI-Materials Using Implanted Nitrogen as an Effective Etch Stop Barrier,” 1989 IEEE SOS/SOI Tech. Conf., pp. 64.Applicant
Sundaram et al., “Electrochemical etching of Silicon by Hydrazine,” Journal of the Electrochemical Society, vol. 140, No. 6 (Jun. 1993), pp. 1592-1597.Applicant
Thean et al., “Performance of super-critical strained-si directly on insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology,” 2005 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 134-135.Applicant
Thompson et al., “A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1um2 SRAM Cell,” IEEE IEDM Technical Digest (2002), pp. 61-64.Applicant
Thompson et al., “A Logic Nanotechnology Featuring Strained-Silicon,” IEEE Electron Device Letters, vol. 25, No. 4 (Apr. 2004), pp. 191-193.Applicant
Tiwari et al., “Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain,” IEEE IEDM Technical Digest (1997), pp. 939-941.Applicant
Uchino, et al., “A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs,” IEEE IEDM Technical Digest (1997), pp. 479-482.Applicant
Vol'fson et al., “Fundamental Absorption Edge of Silicon Heavily Doped with Donor or Acceptor Impurities,” Soviet Physics Semiconductors, vol. 1, No. 3 (Sep. 1967), pp. 327-332.Applicant
Vossen et al. “Thin Film Processes II” Academic Press Inc., San Diego, CA 1991, pp. 370-442.Applicant
Wolfe et al. “Silicon Processing for the VLSI ERA, vol. 1: Process Tecnology,” Marcel Dekker AG, New York, NY, 2000, pp. 1-35.Applicant
Öztürk, et al., “Advanced Si1-xGex Source/Drain and Contact Technologies for Sub-70 nm CMOS,” IEEE IEDM Technical Digest (2002), pp. 375-378.Applicant
Öztürk, et al., “Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology,” Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.Applicant
Öztürk, et al., “Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si1-xGex Source/Drain Junctions for Nanoscale CMOS,” IEEE IEDM Technical Digest (2003), pp. 497-500.Applicant
Öztürk, et al., “Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS,” Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.Applicant

Abstract

Description

Priority Information

Background of the Invention

Summary of the Invention

Brief Description of the Drawings

[0012] FIGS. 1(a)-1(d) are flow process diagrams of a SGOI substrate fabrication process;

[0013] FIG. 1(e) is a block diagram of relaxed SiGe and strained-Si regrowth on a relaxed SGOI substrate for strained-Si MOSFET application;

[0014] FIG. 2 is a block diagram of a compositionally graded Si_1-xGe_xbuffer deposited epitaxially on a Si substrate;

[0015] FIG. 3 is a micro-photograph of an exemplary strained-Si surface channel MOSFET device fabricated on relaxed Si_0.75Ge_0.25-on-insulator;

[0017] FIG. 6 is a block diagram of another embodiment of a SGOI structure with 80% Ge using two etch-stops;

[0018] FIG. 7 is a block diagram showing the production of an III-V on insulator structures; and

[0019] FIG. 8 is a block diagram of another embodiment of a SGOI structure with improved SiGe layer thickness uniformity.

Detailed Description of the Invention

Claims

What is claimed is:

1. A method of fabricating a semiconductor structure comprising:

providing a first semiconductor substrate;

forming a first structure over the first semiconductor substrate by:

bonding the first structure to a second substrate;

removing the first substrate and at least a portion of the compositionally graded Si_1-xGe_xbuffer layer;

removing any remaining portion of the compositionally graded Si_1-xGe_xbuffer layer, thereby exposing at least one of the one or more first material layers; and

smoothing a surface of the exposed at least one of the one or more first material layers.

2. The method of claim 1, wherein the second substrate comprises an insulating layer disposed on a surface thereof.

3. The method of claim 1 further comprising forming an insulating layer over the one or more first material layers before bonding.

4. The method of claim 1 further comprising smoothing a surface of one of the one or more first material layers before bonding.

5. The method of claim 1 further comprising smoothing a surface of the first structure before bonding.

6. The method of claim 1, further comprising:

8. The method of claim 1 wherein the Ge composition x increases from about 0 to a value greater than 0.2.

Patent Citations (340)

Patent	Date	Inventor	Cited By
US4010045(A)	1977-03-01	Ruehrwein	Applicant
US4370510(A)	1983-01-01	Stirn	Examiner
US4704302(A)	1987-11-01	Bruel et al.	Applicant
US4710788(A)	1987-12-01	Dambkes et al.	Applicant
US4969031(A)	1990-11-01	Kobayashi et al.	Applicant
US4987462(A)	1991-01-01	Kim et al.	Applicant
US4990979(A)	1991-02-01	Otto	Applicant
US4997776(A)	1991-03-01	Harame et al.	Applicant
US5089872(A)	1992-02-01	Ozturk et al.	Applicant
US5091767(A)	1992-02-01	Bean et al.	Applicant
US5155571(A)	1992-10-01	Wang et al.	Applicant
US5166084(A)	1992-11-01	Pfiester	Applicant
US5177583(A)	1993-01-01	Endo et al.	Applicant
US5202284(A)	1993-04-01	Kamins et al.	Applicant
US5207864(A)	1993-05-01	Bhat et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5212110(A)	1993-05-01	Pfiester et al.	Applicant
US5240876(A)	1993-08-01	Gaul et al.	Applicant
US5241197(A)	1993-08-01	Murakami et al.	Applicant
US5242847(A)	1993-09-01	Ozturk et al.	Applicant
US5250445(A)	1993-10-01	Bean et al.	Applicant
US5285086(A)	1994-02-01	Fitzgerald	Applicant
US5291439(A)	1994-03-01	Kauffmann et al.	Applicant
US5298452(A)	1994-03-01	Meyerson	Applicant
US5310451(A)	1994-05-01	Tejwani et al.	Applicant
US5316958(A)	1994-05-01	Meyerson	Applicant
US5346848(A)	1994-09-01	Grupen-Shemansky et al.	Applicant
US5374564(A)	1994-12-01	Bruel	Applicant
US5399522(A)	1995-03-01	Ohori	Applicant
US5405802(A)	1995-04-01	Yamagata et al.	Applicant
US5413679(A)	1995-05-01	Godbey	Applicant
US5424243(A)	1995-06-01	Takasaki	Applicant
US5426069(A)	1995-06-01	Selvakumar et al.	Applicant
US5426316(A)	1995-06-01	Mohammad	Applicant
US5439843(A)	1995-08-01	Sakaguchi et al.	Applicant
US5442205(A)	1995-08-01	Brasen et al.	Applicant
US5461250(A)	1995-10-01	Burghartz et al.	Applicant
US5479033(A)	1995-12-01	Baca et al.	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5523243(A)	1996-06-01	Mohammad	Applicant
US5523592(A)	1996-06-01	Nakagawa et al.	Applicant
US5534713(A)	1996-07-01	Ismail et al.	Applicant
US5536361(A)	1996-07-01	Kondo et al.	Applicant
US5548128(A)	1996-08-01	Soref et al.	Applicant
US5572043(A)	1996-11-01	Shimizu et al.	Applicant
US5596527(A)	1997-01-01	Tomioka et al.	Applicant
US5607876(A)	1997-03-01	Biegelsen et al.	Applicant
US5617351(A)	1997-04-01	Bertin et al.	Applicant
US5630905(A)	1997-05-01	Lynch et al.	Applicant
US5659187(A)	1997-08-01	Legoues et al.	Applicant
US5683934(A)	1997-11-01	Candelaria	Applicant
US5698869(A)	1997-12-01	Yoshimi et al.	Applicant
US5705421(A)	1998-01-01	Matsushita et al.	Applicant
US5714777(A)	1998-02-01	Ismail et al.	Applicant
US5728623(A)	1998-03-01	Mori	Applicant
US5739567(A)	1998-04-01	Wong	Applicant
US5777347(A)	1998-07-01	Bartelink	Applicant
US5786612(A)	1998-07-01	Otani et al.	Applicant
US5786614(A)	1998-07-01	Chuang et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5808344(A)	1998-09-01	Ismail et al.	Applicant
US5821577(A)	1998-10-01	Crabbe' et al.	Applicant
US5847419(A)	1998-12-01	Imai et al.	Applicant
US5855693(A)	1999-01-01	Murari et al.	Applicant
US5863830(A)	1999-01-01	Bruel et al.	Applicant
US5877070(A)	1999-03-01	Goesele et al.	Applicant
US5885987(A)	1999-03-01	Timmerman et al.	Applicant
US5891769(A)	1999-04-01	Liaw et al.	Applicant
US5906951(A)	1999-05-01	Chu et al.	Examiner
US5912479(A)	1999-06-01	Mori et al.	Applicant
US5923046(A)	1999-07-01	Tezuka et al.	Applicant
US5943560(A)	1999-08-01	Chang et al.	Applicant
US5951757(A)	1999-09-01	Dubbelday et al.	Applicant
US5963817(A)	1999-10-01	Chu et al.	Applicant
US5966622(A)	1999-10-01	Levine et al.	Applicant
US5993677(A)	1999-11-01	Biasse et al.	Applicant
US5998807(A)	1999-12-01	Lustig et al.	Applicant
US6013134(A)	2000-01-01	Chu et al.	Applicant
US6013553(A)	2000-01-01	Wallace et al.	Applicant
US6013563(A)	2000-01-01	Henley et al.	Applicant
US6020252(A)	2000-02-01	Aspar et al.	Applicant
US6033974(A)	2000-03-01	Henley et al.	Applicant
US6033995(A)	2000-03-01	Muller	Applicant
US6058044(A)	2000-05-01	Suglura et al.	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6074919(A)	2000-06-01	Gardner et al.	Applicant
US6096590(A)	2000-08-01	Chan et al.	Applicant
US6103559(A)	2000-08-01	Gardner et al.	Applicant
US6103597(A)	2000-08-01	Aspar et al.	Applicant
US6103599(A)	2000-08-01	Henley et al.	Applicant
US6107653(A)	2000-08-01	Fitzgerald	Applicant
US6111267(A)	2000-08-01	Fischer et al.	Applicant
US6117750(A)	2000-09-01	Bensahel et al.	Applicant
US6130453(A)	2000-10-01	Mei et al.	Applicant
US6133799(A)	2000-10-01	Favors et al.	Applicant
US6140687(A)	2000-10-01	Shimomura et al.	Applicant
US6143636(A)	2000-11-01	Forbes et al.	Applicant
US6153495(A)	2000-11-01	Kub et al.	Applicant
US6154475(A)	2000-11-01	Soref et al.	Applicant
US6160303(A)	2000-12-01	Fattaruso	Applicant
US6162688(A)	2000-12-01	Gardner et al.	Applicant
US6162705(A)	2000-12-01	Henley et al.	Applicant
US6166411(A)	2000-12-01	Buynoski	Examiner
US6184111(B1)	2001-02-01	Henley et al.	Applicant
US6190998(B1)	2001-02-01	Bruel et al.	Applicant
US6191007(B1)	2001-02-01	Matsui et al.	Applicant
US6191432(B1)	2001-02-01	Sugiyama et al.	Applicant
US6194722(B1)	2001-02-01	Fiorini et al.	Applicant
US6204529(B1)	2001-03-01	Lung et al.	Applicant
US6207977(B1)	2001-03-01	Augusto	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6218677(B1)	2001-04-01	Broekaert	Applicant
US6225192(B1)	2001-05-01	Aspar et al.	Applicant
US6228694(B1)	2001-05-01	Doyle et al.	Applicant
US6232138(B1)	2001-05-01	Fitzgerald et al.	Applicant
US6235567(B1)	2001-05-01	Huang	Applicant
US6235568(B1)	2001-05-01	Murthy et al.	Applicant
US6242324(B1)	2001-06-01	Kub et al.	Applicant
US6249022(B1)	2001-06-01	Lin et al.	Applicant
US6251751(B1)	2001-06-01	Chu et al.	Applicant
US6251755(B1)	2001-06-01	Furukawa et al.	Applicant
US6261929(B1)	2001-07-01	Gehrke et al.	Applicant
US6266278(B1)	2001-07-01	Harari et al.	Applicant
US6271551(B1)	2001-08-01	Schmitz et al.	Applicant
US6271726(B1)	2001-08-01	Fransis et al.	Applicant
US6281532(B1)	2001-08-01	Doyle et al.	Applicant
US6290804(B1)	2001-09-01	Henley et al.	Applicant
US6291321(B1)	2001-09-01	Fitzgerald	Applicant
US6303468(B1)	2001-10-01	Aspar et al.	Applicant
US6313016(B1)	2001-11-01	Kibbel et al.	Applicant
US6316301(B1)	2001-11-01	Kant	Applicant
US6323108(B1)	2001-11-01	Kub et al.	Applicant
US6326664(B1)	2001-12-01	Chau et al.	Applicant
US6326667(B1)	2001-12-01	Sugiyama et al.	Applicant
US6329063(B2)	2001-12-01	Lo et al.	Applicant
US6335546(B1)	2002-01-01	Tsuda et al.	Applicant
US6339232(B1)	2002-01-01	Takagi	Applicant
US6344417(B1)	2002-02-01	Usenko	Applicant
US6346459(B1)	2002-02-01	Usenko et al.	Applicant
US6350311(B1)	2002-02-01	Chin et al.	Applicant
US6350993(B1)	2002-02-01	Chu et al.	Applicant
US6352909(B1)	2002-03-01	Usenko	Applicant
US6355493(B1)	2002-03-01	Usenko	Applicant
US6368733(B1)	2002-04-01	Nishinaga	Applicant
US6368938(B1)	2002-04-01	Usenko	Applicant
US6369438(B1)	2002-04-01	Sugiyama et al.	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US6372593(B1)	2002-04-01	Hattori et al.	Applicant
US6372609(B1)	2002-04-01	Aga et al.	Applicant
US6387829(B1)	2002-05-01	Usenko et al.	Applicant
US6391740(B1)	2002-05-01	Cheung et al.	Applicant
US6399970(B2)	2002-06-01	Kubo et al.	Applicant
US6403975(B1)	2002-06-01	Brunner et al.	Applicant
US6407406(B1)	2002-06-01	Tezuka	Applicant
US6410371(B1)	2002-06-01	Yu et al.	Applicant
US6420937(B1)	2002-07-01	Akatsuka et al.	Applicant
US6425951(B1)	2002-07-01	Chu et al.	Applicant
US6429061(B1)	2002-08-01	Rim	Applicant
US6445016(B1)	2002-09-01	An et al.	Applicant
US6448152(B1)	2002-09-01	Henley et al.	Applicant
US6455397(B1)	2002-09-01	Belford	Applicant
US6458672(B1)	2002-10-01	Henley et al.	Applicant
US6475072(B1)	2002-11-01	Canaperi et al.	Applicant
US6489639(B1)	2002-12-01	Hoke et al.	Applicant
US6500694(B1)	2002-12-01	Enquist	Applicant
US6514836(B2)	2003-02-01	Belford	Applicant
US6515335(B1)	2003-02-01	Christiansen et al.	Applicant
US6521041(B2)	2003-02-01	Wu et al.	Applicant
US6524935(B1)	2003-02-01	Canaperi et al.	Applicant
US6534380(B1)	2003-03-01	Yamauchi et al.	Applicant
US6534381(B2)	2003-03-01	Cheung et al.	Applicant
US6555839(B2)	2003-04-01	Fitzgerald	Applicant
US6563152(B2)	2003-05-01	Roberds et al.	Applicant
US6573126(B2)	2003-06-01	Cheng et al.	Applicant
US6583015(B2)	2003-06-01	Fitzgerald et al.	Applicant
US6583437(B2)	2003-06-01	Mizuno et al.	Applicant
US6591321(B1)	2003-07-01	Armilli et al.	Applicant
US6593191(B2)	2003-07-01	Fitzgerald	Applicant
US6593625(B2)	2003-07-01	Christiansen et al.	Applicant
US6596610(B1)	2003-07-01	Kuwabara et al.	Applicant
US6597016(B1)	2003-07-01	Yuki et al.	Applicant
US6602613(B1)	2003-08-01	Fitzgerald	Applicant
US6603156(B2)	2003-08-01	Rim	Applicant
US6605498(B1)	2003-08-01	Murthy et al.	Applicant
US6607948(B1)	2003-08-01	Sugiyama et al.	Applicant
US6621131(B2)	2003-09-01	Murthy et al.	Applicant
US6624047(B1)	2003-09-01	Sakaguchi et al.	Applicant
US6624478(B2)	2003-09-01	Anderson et al.	Applicant
US6632724(B2)	2003-10-01	Henley et al.	Applicant
US6635909(B2)	2003-10-01	Clark et al.	Applicant
US6645831(B1)	2003-11-01	Shaheen et al.	Applicant
US6646322(B2)	2003-11-01	Fitzgerald	Applicant
US6649480(B2)	2003-11-01	Fitzgerald et al.	Applicant
US6649492(B2)	2003-11-01	Chu et al.	Applicant
US6656271(B2)	2003-12-01	Yonchara et al.	Applicant
US6657223(B1)	2003-12-01	Wang et al.	Applicant
US6664169(B1)	2003-12-01	Iwasaki et al.	Applicant
US6674150(B2)	2004-01-01	Takagi et al.	Applicant
US6677183(B2)	2004-01-01	Sakaguchi et al.	Applicant
US6677192(B1)	2004-01-01	Fitzgerald	Applicant
US6680240(B1)	2004-01-01	Maszara	Applicant
US6680260(B2)	2004-01-01	Akiyama et al.	Applicant
US6689211(B1)	2004-02-01	Wu et al.	Examiner
US6690043(B1)	2004-02-01	Usuda et al.	Applicant
US6703144(B2)	2004-03-01	Fitzgerald	Applicant
US6703648(B1)	2004-03-01	Xiang et al.	Applicant
US6703688(B1)	2004-03-01	Fitzgerald	Applicant
US6706614(B1)	2004-03-01	An et al.	Applicant
US6706618(B2)	2004-03-01	Takisawa et al.	Applicant
US6707106(B1)	2004-03-01	Wristers et al.	Applicant
US6709903(B2)	2004-03-01	Christiansen et al.	Applicant
US6709909(B2)	2004-03-01	Mizuno et al.	Applicant
US6713326(B2)	2004-03-01	Cheng et al.	Applicant
US6723661(B2)	2004-04-01	Fitzgerald	Applicant
US6730551(B2)	2004-05-01	Lee et al.	Applicant
US6737670(B2)	2004-05-01	Cheng et al.	Applicant
US6743684(B2)	2004-06-01	Liu	Applicant
US6750130(B1)	2004-06-01	Fitzgerald	Applicant
US6790747(B2)	2004-09-01	Henley et al.	Applicant
US6828214(B2)	2004-12-01	Notsu et al.	Applicant
US6890835(B1)	2005-05-01	Chu et al.	Applicant
US7091095(B2)	2006-08-01	Chu	Applicant
US2001/0003664(A1)	2001-06-01	Yamaguchi	Applicant
US2001/0007789(A1)	2001-07-01	Aspar et al.	Applicant
US2002/0043660(A1)	2002-04-01	Yamazaki et al.	Applicant
US2002/0063292(A1)	2002-05-01	Armstrong et al.	Applicant
US2002/0084000(A1)	2002-07-01	Fitzgerald	Applicant
US2002/0096717(A1)	2002-07-01	Chu et al.	Applicant
US2002/0100942(A1)	2002-08-01	Fitzgerald et al.	Applicant
US2002/0123167(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0123183(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0125471(A1)	2002-09-01	Fitzgerald et al.	Applicant
US2002/0125497(A1)	2002-09-01	Fitzgerald	Applicant
US2002/0167048(A1)	2002-11-01	Tweet et al.	Applicant
US2002/0168864(A1)	2002-11-01	Cheng et al.	Applicant
US2002/0190284(A1)	2002-12-01	Murthy et al.	Applicant
US2003/0003679(A1)	2003-01-01	Doyle et al.	Applicant
US2003/0013305(A1)	2003-01-01	Sugii et al.	Applicant
US2003/0013323(A1)	2003-01-01	Hammond et al.	Applicant
US2003/0027381(A1)	2003-02-01	Buynoski et al.	Applicant
US2003/0034529(A1)	2003-02-01	Fitzgerald et al.	Applicant
US2003/0057439(A1)	2003-03-01	Fitzgerald	Applicant
US2003/0077867(A1)	2003-04-01	Fitzergald	Applicant
US2003/0080361(A1)	2003-05-01	Murthy et al.	Applicant
US2003/0102498(A1)	2003-06-01	Braithwaite et al.	Applicant
US2003/0119280(A1)	2003-06-01	Lee et al.	Applicant
US2003/0127646(A1)	2003-07-01	Christiansen et al.	Applicant
US2003/0139000(A1)	2003-07-01	Bedell et al.	Applicant
US2003/0141548(A1)	2003-07-01	Anderson et al.	Applicant
US2003/0157787(A1)	2003-08-01	Murthy et al.	Applicant
US2003/0160300(A1)	2003-08-01	Takenaka et al.	Applicant
US2003/0178681(A1)	2003-09-01	Clark et al.	Applicant
US2003/0189229(A1)	2003-10-01	Mouli	Applicant
US2003/0199126(A1)	2003-10-01	Chu et al.	Applicant
US2003/0201458(A1)	2003-10-01	Clark et al.	Applicant
US2003/0203600(A1)	2003-10-01	Chu et al.	Applicant
US2003/0207127(A1)	2003-11-01	Murthy et al.	Applicant
US2003/0215990(A1)	2003-11-01	Fitzgerald et al.	Applicant
US2003/0218189(A1)	2003-11-01	Christiansen et al.	Applicant
US2003/0219957(A1)	2003-11-01	Kuwabara et al.	Applicant
US2003/0227036(A1)	2003-12-01	Sugiyama et al.	Applicant
US2003/0227057(A1)	2003-12-01	Lochtefeld et al.	Applicant
US2003/0230778(A1)	2003-12-01	Park et al.	Applicant
US2003/0232467(A1)	2003-12-01	Anderson et al.	Applicant
US2004/0005740(A1)	2004-01-01	Lochtefeld et al.	Applicant
US2004/0007715(A1)	2004-01-01	Webb et al.	Applicant
US2004/0007724(A1)	2004-01-01	Murthy et al.	Applicant
US2004/0009649(A1)	2004-01-01	Kub et al.	Applicant
US2004/0012037(A1)	2004-01-01	Venkatesan et al.	Applicant
US2004/0012075(A1)	2004-01-01	Bedell et al.	Applicant
US2004/0014276(A1)	2004-01-01	Murthy et al.	Applicant
US2004/0014304(A1)	2004-01-01	Bhattacharyya	Applicant
US2004/0018699(A1)	2004-01-01	Boyd et al.	Applicant
US2004/0031979(A1)	2004-02-01	Lochtefeld et al.	Applicant
US2004/0031990(A1)	2004-02-01	Jin et al.	Applicant
US2004/0041174(A1)	2004-03-01	Okihara	Applicant
US2004/0041210(A1)	2004-03-01	Mouli	Applicant
US2004/0048091(A1)	2004-03-01	Sato et al.	Applicant
US2004/0048454(A1)	2004-03-01	Sakaguchi	Applicant
US2004/0051140(A1)	2004-03-01	Bhattacharyya	Applicant
US2004/0053477(A1)	2004-03-01	Ghyselen et al.	Applicant
US2004/0070035(A1)	2004-04-01	Murthy et al.	Applicant
US2004/0075149(A1)	2004-04-01	Fitzgerald et al.	Applicant
US2004/0084735(A1)	2004-05-01	Murthy et al.	Applicant
US2004/0119101(A1)	2004-06-01	Schrom et al.	Applicant
US2004/0142545(A1)	2004-07-01	Ngo et al.	Applicant
US2004/0173790(A1)	2004-09-01	Yeo et al.	Applicant
US2004/0173815(A1)	2004-09-01	Yeo et al.	Applicant
DE4101167	1992-07-01		Applicant
EP514018	1992-11-01		Applicant
EP587520	1994-03-01		Applicant
EP683522(A2)	1995-11-01		Applicant
EP828296	1998-03-01		Applicant
EP829908	1998-03-01		Applicant
EP838858	1998-04-01		Applicant
EP1020900	2000-07-01		Applicant
EP1174928	2002-01-01		Applicant
FR2701599	1993-09-01		Applicant
GB2342777	2000-04-01		Applicant
JP2-210816	1990-08-01		Applicant
JP3-036717	1991-02-01		Applicant
JP4-307974	1992-10-01		Applicant
JP5-166724	1993-07-01		Applicant
JP6-177046	1994-06-01		Applicant
JP6-244112	1994-09-01		Applicant
JP6-252046	1994-09-01		Applicant
JP7-094420	1995-04-01		Applicant
JP7-106446	1995-04-01		Applicant
JP7-240372	1995-09-01		Applicant
JP61-141116	1996-06-01		Applicant
JP9-219524	1997-08-01		Applicant
JP10-270685	1998-10-01		Applicant
JP11-233744	1999-08-01		Applicant
JP2000-021783	2000-01-01		Applicant
JP2000-31491	2000-01-01		Applicant
JP2001-319935	2001-11-01		Applicant
JP2002-076334	2002-03-01		Applicant
JP2002-164520	2002-06-01		Applicant
JP2002-289533	2002-10-01		Applicant
WO98/59365	1998-12-01		Applicant
WO99/53539	1999-10-01		Applicant
WO/48239	2000-08-01		Applicant
WO/54338	2000-09-01		Applicant
WO1/22482	2001-03-01		Applicant
WO1/54202	2001-07-01		Applicant
WO1/93338	2001-12-01		Applicant
WO1/99169	2001-12-01		Applicant
WO2/13262	2002-02-01		Applicant
WO2/15244	2002-02-01		Applicant
WO2/27783	2002-04-01		Applicant
WO2/47168	2002-06-01		Applicant
WO2/071488	2002-09-01		Applicant
WO2/071491	2002-09-01		Applicant
WO2/071495	2002-09-01		Applicant
WO2/082514	2002-10-01		Applicant
WO2004/006311	2004-01-01		Applicant
WO2004/006326	2004-01-01		Applicant
WO2004/006327	2004-01-01		Applicant
WO2004/019403	2004-03-01		Applicant
WO2004/019404	2004-03-01		Applicant

Non-Patent Literature (186)

Fitzgerald et al., “Totally Relaxed GexSi1-x Layers With Low Threading Dislocation Densities Grown on Si Substrates”, Applied Physics Letters, 59 (7), Aug. 12, 1991.Applicant

Armstrong et al, “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764.Applicant

Armstrong, “Technology for SiGe Heterostructure-Based CMOS Devices,” Thesis Submitted to the Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science on Jun. 30, 1999, pp. 1-154.Applicant

Augusto et al., “Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,” Thin Solid Films, vol. 294, No. 1-2, pp. 254-258 (Feb. 15, 1997).Applicant

Barradas et al., “RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,” Modern Physics Letters B (2001) (abstract).Applicant

Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical System (MEMs), (Jan. 17-21, 1999) pp. 205-210.Applicant

Bouillon et al., “Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,” IEEE, (1996) pp. 21.2.1-21.2.4.Applicant

Bruel et al., “® Smart Cut: A Promising New SOI Material Technology,” Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.Applicant

Bruel, “Silicon on Insulator Material Technology,” Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.Applicant

Brunner et al., “Molecular beam epitaxy growth and thermal stability of Si1-x Gex layers on extremely thin silicon-on-insulator substrates,” Thin Solid Films, vol. 321 (1998) pp. 245-250.Applicant

Bufler et al., “Hole transport in strained Sil-xGex alloys on Sil- yGey substrates,” Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.Applicant

Burghartz et al., “Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology”, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104.Applicant

Carlin et al., “High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,” IEEE (2000) pp. 1006-1011.Applicant

Chang et al., “Selective Etching of SiGe on SiGe//Si Heterostructures,” Journal of the Electrochemical Society, vol. 138, No. 1 (Jan. 1991) pp. 202-204.Applicant

Chen et al., “The Band Model and the Etching Mechanism of Silicon in Aqueous KOH,” J. Electrochem. Soc., vol. 142, No. 1 (Jan. 1995) pp. 170-176.Applicant

Cheng et al., “Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,” Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.Applicant

Cullis et al, “Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,” Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.Applicant

Currie et al., “Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,” vol. 72 No. 14, p. 1718-1720, Feb. 1998.Applicant

Currie et al., “Carrier mobilities and process stability of strained S in- and p-MOSFETs on SiGe virtual substrates,” J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.Applicant

Eaglesham et al., “Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),” Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.Applicant

Feijoo et al., “Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,” Journal of Electronic Materials, vol. 23, No. 6 (1994) pp. 493-496.Applicant

Finne et al., “A Water-Amine-Complexing Agent System for Etching Silicon,” J. Electrochem. Soc., vol. 114, No. 9 (Sep. 1967) pp. 965-970.Applicant

Fischetti et al., “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.Applicant

Fischetti, “Long-range Coulomb interactions in small Si devices. Part II. Effective electronmobility in thin-oxide structures,” Journal of Applied Physics, vol. 89, No. 2 (Jan. 15, 2001) pp. 1232-1250.Applicant

Fitzgerald et al., “Dislocation dynamics in relaxed graded composition semiconductors,” Materials Science and Engineering B67, (1999) pp. 53-61.Applicant

Fitzgerald et al., “Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,” J. Vac. Sci. Technol. B, vol. 10, No. 4 (Jul./Aug. 1992) pp. 1807-1819.Applicant

Fukatsu “SiGe-based semiconductor-on-insulator substrate created by low-energy separation-by-implanted-oxygen,” Applied Physics Letters, vol. 72, No. 26 (Jun. 29, 1998) pp. 3485-3487.Applicant

Garone et al., “Silicon-vapor phase epitaxial growth catalysis by the presence of germane,” Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.Applicant

Godbey et al., (1990) “Fabrication of Bond and Etch-Back Silicon Insulator Using a Strained SI0.7GE0.3 Layer as an Etch Stop,” Journal of the Electrical Society, vol. 137, No. 10 (Oct. 1990) pp. 3219-3223.Applicant

Godbey et al., “A Si0.7Ge0.3 strained-layer etch stop for the generation of thin layer undoped silicon,” Appl. Phys. Lett., vol. 56 No. 4 (Jan. 22, 1990) pp. 373-375.Applicant

Gray and Meyer, “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, 1984, pp. 605-632.Applicant

Grillot et al., “Acceptor diffusion and segregation in (AlxGa1-x)0.5In0.5P heterostructures”, Journal of Applied Physics, vol. 91, No. 8, Apr. 2002, pp. 4891-4899.Applicant

Grützmacher et al., “Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,” Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.Applicant

Hackbarth et al., “Alternatives to thick MBE-grown relaxed SiGe buffers,” Thin Solid Films, vol. 369 (Jul. 2000) pp. 148-151.Applicant

Hackbarth et al., “Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,” Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.Applicant

Halsall et al., “Electron diffraction and Raman studies of the effect of substrate misorientation on ordering in the AlGalnP system,” Journal of Applied Physics, vol. 85, No. 1, Jan. 1999, pp. 199-202.Applicant

Herzog et al., “SiGe-based FETs: buffer issues and device results,” Thin Solid Films, vol. 380 (2000) pp. 36-41.Applicant

Höck et al., “Carrier mobilities in modulation doped Si 1-xGex heterostructures with respect to FET applications,” Thin Solid Films, vol. 336 (1998) pp. 141-144.Applicant

Höck et al., “High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,” Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.Applicant

Höck et al., “High performance 0.25 μm p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.Applicant

Hsu et al., “Surface Morphology of related GexSi1-x films”, Appl. Phys. Lett., vol. 61 No. 11, Sep. 1992, pp. 1293-1295.Applicant

Huang et al., (2001) “Carrier Mobility enhancement in strained Si-on-insulator fabricated by wafer bonding”, 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 57-58.Applicant

Huang et al., “High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,” Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.Applicant

Huang et al., “The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1023-1036.Applicant

IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), “2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,” pp. 136-140.Applicant

IBM Technical Disclosure Bulletin, vol. 32, No. 8A (Jan. 1990) “Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates”, pp. 330-331.Applicant

Ishikawa et al., “Creation of Si-Ge-based SIMOX structures by low energy oxygen implantation,” Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.Applicant

Ishikawa et al., “SiGe-on-insulator substrate using SiGe alloy grown Si(001),” Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.Applicant

Ismail et al., “Modulation-doped n-type Si/SiGe with inverted interface,” Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.Applicant

Ismail, “Si/SiGe High-Speed Field-Effect Transistors,” Electron Devices Meeting (Dec. 10, 1995 pp. 20.1.1-20.1.4..Applicant

Kearney et al., “The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well,” Semicond. Sci. Technol., vol. 13, (1998) pp. 174-180.Applicant

Kim et al., “A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier”, IEEE Microwave and Guided Wave Letters, vol. 8, No. 8, Aug. 1998, pp. 293-295.Applicant

Koester et al., “Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET's Grown by UHV-CVD,” IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.Applicant

König et al., “Design Rules for n-Type SiGe Hetero FETs,” Solid State Electronics, vol. 41, No. 10 (1997), pp. 1541-1547.Applicant

König et al., “p-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates,” IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.Applicant

König et al., “SiGe HBTs and HFETs,” Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.Applicant

Kuznetsov et al., “Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,” J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995).Applicant

Langdo et al., (2002) “Preparation of Novel SiGe-free Strained Si on Insulator Substrates” IEEE International SOI Conference, pp. 211-212 (XP002263057).Applicant

Larson, “Integrated Circuit Technology Options for RFIC's□Present Status and Future Directions”, IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.Applicant

Leancu et al., “Anisotropic etching of germanium,” Sensors and Actuators A, vol. 46-47 (1995) pp. 35-37.Applicant

Lee and Wong, “CMOS RF Integrated Circuits at 5 GHz and Beyond”, Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571.Applicant

Lee et al., “Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si1-xGex/Si virtual substrates,” Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.Applicant

Lee et al., “Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates,” Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.Applicant

LeGoues et al., “Relaxation of SiGe Thin films grown on Si/SiO2 substrates,” Appl. Phys. Lett., vol. 75, No. 11 (Jun. 1, 1994) pp. 7240-7246.Applicant

Leitz et al., “Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,” Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.Applicant

Leitz et al., “Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,” Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.Applicant

Leitz et al., “Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x<y) virtual substrates,” Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.Applicant

Li et al., “Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,” J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.Applicant

Lu et al., “High Performance 0.1 □m Gate-Length P-Type SiGe MODFET's and MOS-MODFET's”, IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652.Applicant

M. Kummer et al., “Low energy plasma enhanced chemical vapor deposition,” Materials Science and Engineering B89 (2002) pp. 288-295.Applicant

Maiti et al., “Strained-Si heterostructure field effect transistors,” Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.Applicant

Maszara, “Silicon-On-Insulator by Wafer Bonding: A Review,” Journal of the Electrochemical Society, vol. 138, No. 1 (Jan. 1991) pp. 343-347.Applicant

Meyerson et al., “Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,” Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.Applicant

Mizuno et al., “Advanced SOI-MOSFETs with Strained-SI Channel for High Speed CMOS-Electron/Hole Mobility Enhancement,” 2002 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211.Applicant

Mizuno et al., “Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.Applicant

Mizuno et al., “High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936.Applicant

Narozny et al., “Si/SiGe Heterojunction Bipolar Transistor with Graded GAP SiGe Base Made by Molecular Beam Epitaxy,” IEEE IEDM (1988) pp. 562-565.Applicant

Nayak et al., “High-Mobility Strained-Si PMOSFET's”; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716.Applicant

O'Neill et al., “SiGe Virtual substrate N-channel heterojunction MOSFETS,” Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.Applicant

Ota, Y. et al..; “Application of heterojunction FET to power amplifier for cellular telephone,” Electronic Letters, IEE Stevanage, GB, vol. 30 No. 11, May 26, 1994, pp. 906-907.Applicant

Papananos, “Radio-Frequency Microelectronic Circuits for Telecommunication Applications”, Kluwer Academic Publishers, 1999, pp. 115-117, 188-193.Applicant

Parker et al., “SiGe heterostructure CMOS circuits and applications,” Solid State Electronics, vol. 43 (1999) pp. 1497-1506.Applicant

Powell et al., “New approach to the growth of low dislocation relaxed SiGe material,” Appl. Phys. Lett., vol. 64, No. 14 (Apr. 4, 1994) pp. 1865-1858.Applicant

Ransom et al., “Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,” IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.Applicant

Reinking et al., “Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,” Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.Applicant

Rim et al, “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's,” IEEE Transactions on Electron Devices, vol. 47, No. 7 (Jul. 2000) pp. 1406-1415.Applicant

Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs”; IEDM, 1995, pp. 517-520.Applicant

Rim, “Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors”, PhD Thesis, Stanford University, 1999; pp. 1-184.Applicant

Robbins et al., “A model for heterogeneous growth of Si1-xGex films for hydrides,” Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.Applicant

Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEEE Trans. Electron Devices, vol. 43, No. 8 (Aug. 1996) pp. 1224-1232.Applicant

Sakaguchi et al., “ELTRAN by splitting porous si layers,” Proc. 195th Int. SOI Syposium, vol. 99-3, pp. 117-121, Electrochemical Society, (1999).Applicant

Schäffler, “High-Mobility Si and Ge Structures,” Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.Applicant

Seidel et al., “Anisotropic Etching of Crystalline Silicon in Alkaline Solutions,” J. Electrochem. Soc., vol. 137, No. 11 (Nov. 1990) pp. 3626-3632.Applicant

Shang et al., “The Development of an Anisotropic Si Etch Process Selective to GexSi1-x Underlayers,” J. Electrochem. Soc., vol. 141, No. 2 (Feb. 1994) pp. 507-510.Applicant

Sugimoto and Ueno, “A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 □m CMOS VCO Circuit”, IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329.Applicant

Takagi et al., “On the Universality of Inversion Layer Mobility in Si MOSFET's: Part 1-Effects of Substrate Impurity Concentration,” IEEE Transactions on Electron Devices, vol. 41, No. 12 (Dec. 1994) pp. 2357-2362.Applicant

Ternent et al., “Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits”, IEEE Oct. 2000, pp. 38-43.Applicant

Tsang et al., “Measurements of alloy composition and strain in thin GexSi1-x layers,” J. Appl. Phys., vol. 75 No. 12 (Jun. 15, 1994) pp. 8098-8108.Applicant

Tweet et al., “Factors determining the composition of strained GeSi layers grown with disilane and germane,” Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.Applicant

Usami et al., “Spectroscopic study of Si-based quantum wells with neighboring confinement structure,” Semicon. Sci. Technol. (1997), vol. 12, pp. 1596-1602.Applicant

Welser et al., “Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,” IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.Applicant

Welser et al., “Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,” IEEE IDEM Technical Digest (1993 International Electron Devices Meeting) pp. 545-548.Applicant

Welser et al., “NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,” IEEE IDEM Technical Digest (1992 International Electron Devices Meeting) pp. 1000-1002.Applicant

Welser, “The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,” PhD Thesis, Stanford University, 1994, pp. 1-205.Applicant

Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986).Applicant

Wu, “Novel Etch-Stop Materials for Silicon Micromachining,” Thesis Submitted to the Massachusetts Institute of Technology Department of Materials Science and Engineering on May 9, 1997, pp. 1-62.Applicant

Xie et al., “Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,” The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.Applicant

Xie et al., “Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,” Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.Applicant

Xie, “SiGe Field effect transistors,” Materials Science and Engineering, vol. 25 (1999) pp. 89-121.Applicant

Yamagata et al., Bonding, Splitting and Thinning by Porous Si in ELTRAN; SOI-Epi Wafer, Mat.Res.Soc.Symp.Proc. vol. 681E 2001 Materials Research Society, pp. 18.2.1-18.2.10.Applicant

Yeo et al., “Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,” IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.Applicant

Yi et al., “Si1-xGex/Si Multiple Quantum Well Wires Fabricated Using Selective Etching,” Mat. Res. Soc. Symp. Proc., vol. 379 (1995) pp. 91-96.Applicant

Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bond ing and Substrate Removal Techniques,” Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.Applicant

Al-Bayati et al., “Exploring the limits of pre-amorphization implants on controlling channeling and diffusion of low energy B implants and ultra shallow junction formation,” 2000 Conf. on Ion Implantation Technology, pp. 54-57.Applicant

Andrieu et al., “Co-integrated Dual Strained Channels on Fully Depleted sSDOI CMOSFETs with Hf02/TiN Gate Stack down to 15 nm Gate Length,” 2005 IEEE Int'l SOI Conf. Proc.Applicant

Batterman, “Hillocks, Pits, and Etch Rate in Germanium Crystals,” Journal of Applied Physics, vol. 28, No. 11 (Nov. 1957), pp. 1236-1241.Applicant

Bohg, “Ethylene Diamine-Pyrocatechol-Water Mixture Shows Etching Anomaly in Boron-Doped Silicon,” Journal of the Electrochemical Society, vol. 118, No. 2 (Feb. 1971), pp. 401-402.Applicant

Canaperi, et al., “Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial firms,” IBM, USA (2002) (abstract only).Applicant

Desmond et al., “The Effects of Process-Induced Defects on the Chemical Selectivity of the Chemical Selectivity of Highly Doped Boron Etch Stops in Silicon,” Journal of the Electrochemical Society, vol. 141, No. 1 (Jan. 1994), pp. 178-184.Applicant

Examination Report for European Patent Application No. 01 973 651.1, dated Sep. 7, 2005, 4 pages.Applicant

Examination Report for European Patent Application No. 01 973 651.1-1528, dated Mar. 22, 2004, 3 pages.Applicant

Examination Report for European Patent Application No. 01 973 651.1-1528, dated Nov. 12, 2004, 9 pages.Applicant

Examination Report for European Patent Application No. 01 989 893.1-1235, dated Aug. 16, 2004, 5 pages.Applicant

Examination Report for European Patent Application No. 02 709 406.9-2203, dated Mar. 24, 2005, 5 pages.Applicant

Examination Report for European Patent Application No. 02 709 406.9-2203, dated May 11, 2004, 3 pages.Applicant

Examination Report for European Patent Application No. 98 931 529.6-2203, dated Jan. 10, 2002, 4 pages.Applicant

Examination Report for European Patent Application No. 98 931 529.6-2203, dated May 9, 2003, 5 pages.Applicant

Feijóo et al., “Etch Stop Barriers in Silicon Produced by Ion Implantation of Electrically Non-Active Species,” Journal of the Electrochemical Society, vol. 139, No. 8 (Aug. 1992), pp. 2309-2314.Applicant

Fitzgerald et al., “Dislocations in Relaxed SiGe/Si Heterostructures,” Physica Status Solidi A, Applied Research, Berlin, DE, vol. 171, Nr. 1, p. 227-238, Jan. 16, 1999.Applicant

Fitzgerald et al., “Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates,” Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.Applicant

Fitzgerald, “GeSi/Si Nanostructures,” Annual Review of Materials Science, vol. 25 (1995), pp. 417-454.Applicant

Frank, “Orientation-Dependent Dissolution of Germanium,” Journal of Applied Physics, vol. 31, No. 11 (Nov. 1960), pp. 1996-1999.Applicant

Gannavaram et al., “Low Temperature (≦800° C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS,” IEEE IEDM Technical Digest (2000), pp. 437-440.Applicant

Ge et al., “Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering,” IEEE IEDM Technical Digest, (2003) pp. 73-76.Applicant

Ghandi et al., “Chemical Etching of Germanium,” Journal of the Electrochemical Society, vol. 135, No. 8 (Aug. 1988), pp. 2053-2054.Applicant

Ghani et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors,” IEEE IEDM Technical Digest (2003), 978-980.Applicant

Hamada et al., “A New Aspect of Mechanical Stress Effects in Scaled MOS Devices,” IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.Applicant

Herzog et al., “X-Ray Investigation of Boron- and Germanium-Doped Silicon Epitaxial Layers,” Journal of the Electrochemical Society, vol. 131, No. 12 (Dec. 1984), pp. 2969-2974.Applicant

Holmes, “The Orientation Dependence of Etching Effects of Germanium Crystals,” Acta Metallurgica, vol. 7, No. 4 (Apr. 1959), pp. 283-290.Applicant

Huang et al., “Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices,” IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.Applicant

Huang et al., “LOCOS-Induced Stress Effects on Thin-Film SOI Devices,” IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.Applicant

Huang, et al., “Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1-xGex Source/Drain”, IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.Applicant

Hunt et al., “Highly Selective Etch Stoop by Stress Compensation for Thin-Film BESOI,” 1990 IEEE/SOI Technology Conference, (Oct. 2-4, 1990), pp. 145-146.Applicant

Iida et al., “Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility,” Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.Applicant

International Search Report for Int'l Application No. PCT/US01/46322, mailed Jan. 22, 2003.Applicant

International Search Report for Patent Application No. PCT/US98/13076, dated Oct. 27, 1998, 2 pages.Applicant

International Search Report for Related International Application No. PCT/US2003/18007, Jan. 5, 2004.Applicant

Ito et al., “Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design,” IEEE IEDM Technical Digest (2000), pp. 247-250.Applicant

Jaccodine, “Use of Modified Free Energy Theorems to Predict Equilibrium Growing and Etching Shapes,” Journal of Applied Physics, vol. 33, No. 8 (Aug. 1962), pp. 2643-2647.Applicant

Kern, “Chemical Etching of Silicon, Germanium, Gallium, Arsenide, and Gallium Phosphide,” RCA Review, vol. 39 (Jun. 1978), pp. 278-308.Applicant

Klauk et al., “Thermal stability of undoped strained Si channel SiGe heterostructures,” American Institute of Physics, Apr. 1, 1996, pp. 1975-1977, Appl. Phys. Lett., vol. 68, No. 14.Applicant

Kubota M., et al. “New SOI CMOS Proess with Selective Oxidation,” IEEE IEDM Tech. Dig., pp. 814-816 (1986).Applicant

Lang et al., “Bulk Micromachining of Ge for IR Gratings,” Journal of Micromechanics and Microengineering, vol. 6, No. 1 (Mar. 1996), pp. 46-48.Applicant

Lehmann et al., “Implanted Carbon: An Effective Etch-Stop in Silicon,” Journal of the Electrochemical Society, vol. 138, No. 5 (May 1991), pp. 3-4.Applicant

Lochtefeld et al., “Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress,” IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp. 591-593.Applicant

Ming et al., “Interfacial roughness scaling and strain in lattice mismatched Si0.4 Ge0.6 thin films on Si,” Applied Physics Lettters, vol. 67, No. 5, Jul. 31, 1995, pp. 629-631.Applicant

Ming et al., “Microscopic structure of interfaces in Si1-xGex/Si heterostructures and superlattices studied by x-ray scattering and fluorescence yield,” Physical Review B, vol. 47, No. 24, pp. 373-381, Jun. 15, 1993.Applicant

Nishi et al. “Handbook of Semiconductor Manufacturing Technology,” Marcel Dekker AG, New York, NY, 2000 pp. 1-22.Applicant

Notice of Final Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 25, 2003 2 pages (English translation attached).Applicant

Notice of Preliminary Rejection for Korean Patent Application No. 10-1999-7012279, dated Feb. 21, 2002, 2 pages (English translation attached).Applicant

O'Neill, et al., “Deep Submicron CMOS Based on Silicon Germanium Technology,” Fellow, IEEE Transactions on Electron Devices, vol. 43, No. 6, Jun. 1996 pp. 911-918.Applicant

Ootsuka et al., “A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications,” IEEE IEDM Technical Digest (2000), pp. 575-578.Applicant

Ota et al., “Novel Locally Strained Channel Technique for High Performance 55nm CMOS,” IEEE IEDM Technical Digest (2002), pp. 27-30.Applicant

Palik et al., “Ellipsometric Study of the Etch-Stop Mechanism in Heavily Doped Silicon,” Journal of the Electrochemical Society, vol. 132, No. 1 (Jan. 1985), pp. 135-141.Applicant

Palik et al., “Study of Bias-Dependent Etching of Si in Aqueous KOH,” Journal of the Electrochemical Society, vol. 134, No. 2 (Feb. 1987), pp. 404-409.Applicant

Palik et al., “Study of the Etch-Stop Mechanism in Silicon,” Journal of the Electrochemical Society, vol. 129, No. 9 (Sep. 1982), pp. 2051-2059.Applicant

Partial International Search Report for Internation Patent Application No. PCT/US2006/035814, Feb. 7, 2007 (7 pages).Applicant

Rai-Choudhury et al., “Doping of Epitaxial Silicon,” Journal of Crystal Growth, vol. 7 (1970), pp. 361-367.Applicant

Raley et al., “(100) Silicon Etch-Rate Dependence on Boron Concentration in Ethylenediamine-Pyrocatechol-Water Solutions,” Journal of the Electrochemical Society, vol. 131, No. 1 (Jan. 1984), pp. 161-171.Applicant

Rosenblad et al., “Strain relaxation of graded SiGe buffers grown at very high rates,” Materials Science and Engineering B, vol. 71, Nr. 1-3, p. 20-23 (Feb. 2000).Applicant

Senna et al., “Gallium Doping for Silicon Etch Stop in KOH,” Transducers '95/Eurosensors IX, the 8th International Conference on Solid-State Sensors and Actuators and Eurosensors IX, Stockholm, Sweden, Jun. 25-29, 1995, pp. 194-195.Applicant

Shimizu et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement,” IEEE IEDM Technical Digest (2001), pp. 433-436.Applicant

Soderbarg, “Fabrication of BESOI-Materials Using Implanted Nitrogen as an Effective Etch Stop Barrier,” 1989 IEEE SOS/SOI Tech. Conf., pp. 64.Applicant

Sundaram et al., “Electrochemical etching of Silicon by Hydrazine,” Journal of the Electrochemical Society, vol. 140, No. 6 (Jun. 1993), pp. 1592-1597.Applicant

Thean et al., “Performance of super-critical strained-si directly on insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology,” 2005 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 134-135.Applicant

Thompson et al., “A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1um2 SRAM Cell,” IEEE IEDM Technical Digest (2002), pp. 61-64.Applicant

Thompson et al., “A Logic Nanotechnology Featuring Strained-Silicon,” IEEE Electron Device Letters, vol. 25, No. 4 (Apr. 2004), pp. 191-193.Applicant

Tiwari et al., “Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain,” IEEE IEDM Technical Digest (1997), pp. 939-941.Applicant

Uchino, et al., “A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs,” IEEE IEDM Technical Digest (1997), pp. 479-482.Applicant

Vol'fson et al., “Fundamental Absorption Edge of Silicon Heavily Doped with Donor or Acceptor Impurities,” Soviet Physics Semiconductors, vol. 1, No. 3 (Sep. 1967), pp. 327-332.Applicant

Vossen et al. “Thin Film Processes II” Academic Press Inc., San Diego, CA 1991, pp. 370-442.Applicant

Wolfe et al. “Silicon Processing for the VLSI ERA, vol. 1: Process Tecnology,” Marcel Dekker AG, New York, NY, 2000, pp. 1-35.Applicant

Öztürk, et al., “Advanced Si1-xGex Source/Drain and Contact Technologies for Sub-70 nm CMOS,” IEEE IEDM Technical Digest (2002), pp. 375-378.Applicant

Öztürk, et al., “Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology,” Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.Applicant

Öztürk, et al., “Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si1-xGex Source/Drain Junctions for Nanoscale CMOS,” IEEE IEDM Technical Digest (2003), pp. 497-500.Applicant

Öztürk, et al., “Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS,” Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.Applicant