US 8,502,263 B2Grant
Light-emitter-based devices with lattice-mismatched semiconductor structures
Issue Date:2013-08-06
•22 Claims
•11 Drawing Sheets
Abstract
Some aspects for the invention include a method and a structure including a light-emitting device disposed over a second crystalline semiconductor material formed over a semiconductor substrate comprising a first crystalline material.
Metadata
Assignee
- Taiwan Semiconductor Manufacturing Company, Ltd.
Inventors
- Jizhong Li
- Anthony J. Lochtefeld
Application Information
Application Number:US 11/875,381
Filing Date:2007-10-19
Priority Date:2006-10-19
Art Unit:2815
Classifications
IPC:
H01L33/00
Patent Drawings (11 sheets)
Description
Related Application
[0001] This application claims priority to and the benefits of U.S. Provisional Patent Application Ser. No. 60/852,781, filed on Oct. 19, 2006, the entire disclosure of which is hereby incorporated by reference.
Field of the Invention
[0002] This invention relates generally to semiconductor processing, and particularly to formation of light-emitting devices based on lattice-mismatched semiconductor structures.
Background
[0003] Achieving epitaxial growth and fabrication of high-performance optoelectronic devices (i.e., III-V devices) on silicon substrates has been a goal of the semiconductor industry for decades. A major challenge has been to overcome the large lattice-mismatch and thermal-expansion differences between these two fundamentally different material systems. Various methods have been used in the past to demonstrate III-V-based lasers on Si substrates, for example utilizing very thick (˜10 micrometer (μm)) epitaxial buffer layers (see “Monolithic integration of room-temperature cw GaAs/AlGaAs lasers on Si substrates via relaxed graded GeSi buffer layers,” Michael E. Groenert, Christopher W. Leitz, Arthur J. Pitera, and Vicky Yang, Journal of Applied Physics 93 362 (2003)) or utilizing wafer bonding between a Si wafer and epitaxial layers grown on a III-V substrate (see “Electrically pumped hybrid AlGaInAs-silicon evanescent laser,” Alexander W. Fang, Hyundai Park, Oded Cohen, Richard Jones, Mario J. Paniccia, and John E. Bowers, Optics Express, Vol. 14, Issue 20, pp. 9203-9210 (2006)). However, these methods may have disadvantages from either an economic or a technical standpoint. It may be desirable to avoid both (a) thick epitaxial layers that may be time-consuming to grow, and may suffer from thermal mismatch problems, and (b) bonding between Si and III-V wafers that can suffer from poor yield, thermal mismatch problems, and a lack of commercially available III-V substrates compatible with the Si substrates used today in leading-edge manufacturing. Particularly desirable is an epitaxial solution that can (a) achieve substantial elimination of defects arising from lattice mismatch with no more than about 1 μm of growth, and (b) manage large degrees of thermal mismatch (i.e., mismatch between the thermal expansion coefficients of the substrate and the epitaxial layers).
Summary
[0004] Aspect ratio trapping (ART) technology enables the formation of high-quality semiconductor materials on lattice-mismatched substrates. By properly choosing mask configurations, crystal orientations, and epitaxial growth conditions, various material defects may be trapped in a small localized area within a relatively thin epitaxial layer. Furthermore, because the ART regions are relatively small in area, thermal mismatch problems are substantially reduced, because ART islands can expand and contract elastically (producing no defects) with changes in processing temperature, instead of plastically (producing defects). ART technology greatly increases the quality of lattice-mismatched materials that may be achieved, e.g., with the growth of III-V materials on Si substrates. The straightforward process enables reliable and reproducible results.
[0005] Embodiments of the invention include the formation of a GaAs-based edge emission laser on a silicon substrate.
[0006] An aspect of the invention features a structure having, in various embodiments, a trench defined in a dielectric layer disposed over a substrate comprising a first crystalline semiconductor material. A second crystalline semiconductor material is disposed in the trench, the second crystalline semiconductor material being lattice-mismatched to the first crystalline semiconductor material. A light-emitting device is disposed over and in contact with at least a portion of the second crystalline semiconductor material.
[0007] The trench may have a height h and a width w, and a ratio of h/w≧1. The light-emitting device may be a laser or a light-emitting diode, either of which may include GaAs, AlAs, and/or AlGaAs layers. In some embodiments, the laser or light-emitting diode may include InP, GaP, AlP, InAs, AlAs, GaAs, InSb, AlSb, GaSb, InN, and/or their ternary or quaternary compounds.
[0008] The first crystalline semiconductor material may include or consist essentially of at least one of a group IV element or compound, a II-VI compound, or a III-V compound. The second crystalline material may include a II-VI compound and/or a III-V compound.
[0009] A top contact may be disposed over at least a portion of the light-emitting device and a second contact may be disposed over and in contact with a portion of the substrate. A plurality of trenches may be formed in the dielectric layer, with the second crystalline semiconductor material disposed in each trench. The distance between two adjacent trenches may be at least equal to an average width of the adjacent trenches.
[0010] The light-emitting device may include a laser or a light-emitting diode (LED) epitaxial structure disposed in the trench. The second crystalline semiconductor material may extend above the dielectric layer, and the light-emitting device may comprise a laser or an LED epitaxial structure disposed above a top surface of the dielectric layer.
[0011] In another aspect, the invention features a method for forming a structure. Embodiments of the method include forming a trench having a dielectric sidewall and a bottom surface adjacent a substrate comprising a first crystalline semiconductor material. At least a portion of the trench may be filled with a second crystalline semiconductor material lattice-mismatched to the first crystalline semiconductor material. A light-emitting device may be defined over and in contact with at least a portion of the second crystalline semiconductor material.
[0012] The trench may have a height h and a width w, and a ratio of h/w≧1. The light-emitting device may be a laser or a light-emitting diode. The trench may be filled by selective epitaxy. In an embodiment, the step for forming a trench further includes defining additional trenches, the step for filling the trench further includes forming a coalesced layer of the second crystalline semiconductor above the trenches, and the step of defining a light-emitting device forms the device over the trenches. In another embodiment, the active region of the light-emitting device may be formed within the trench.
[0013] In another aspect, the invention features a structure having a dielectric sidewall disposed proximate a top surface of a substrate comprising a first crystalline material. A second crystalline semiconductor material is disposed proximate the dielectric sidewall, the second crystalline semiconductor material being lattice-mismatched to the first crystalline semiconductor material. A cascade superlattice may be disposed over and in contact with at least a portion of the second crystalline semiconductor material.
[0014] In another aspect, the invention features a method for forming a trench-based light-emitting device. Embodiments of the method include forming a trench adjacent a substrate, the trench (i) having a non-crystalline sidewall, (ii) having a width w, (iii) having a height h above a bottom surface of the trench, and (iv) having a ratio of h/w≧1, the bottom surface of the trench including an exposed surface of the substrate. A crystalline semiconductor material may be epitaxially grown in at least a portion of the trench, the crystalline semiconductor material being lattice-mismatched to the substrate. A light-emitting device may be formed over the crystalline semiconductor material, an active region of the light-emitting device being at least partially disposed within the trench.
[0015] In another aspect, the invention features a method for forming a light-emitting device using lattice-mismatched materials and planarization. Embodiments of the method include forming an opening having a non-crystalline sidewall disposed above a surface of a substrate, the substrate comprising a first crystalline semiconductor material. A second crystalline semiconductor material may be formed in the opening, the second crystalline semiconductor material being lattice-mismatched to the first crystalline semiconductor material. A surface of the second crystalline semiconductor material may be planarized. A light-emitting device may be formed at least partially above the planarized surface of the second crystalline semiconductor material.
Brief Description of Figures
[0016] In the drawings, like reference characters generally refer to the same features throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.
[0017] FIGS. 1-5 are schematic cross-sectional views illustrating a method for formation of a device on a semiconductor substrate in accordance with an aspect of the invention;
[0018] FIG. 6 is a simplified schematic perspective view of a device formed in accordance with the method illustrated in FIGS. 1-5 ;
[0019] FIGS. 7 a-7d are schematic cross-sectional views illustrating alternative structures formed in accordance with aspects of the invention;
[0020] FIGS. 8 a-8c are schematic cross-sectional views illustrating a method for formation of a V-groove laser diode in accordance with an aspect of the invention; and
[0021] FIGS. 9 a-9b are schematic cross-sectional views illustrating a method for formation of III-V cascade lasers in accordance with an aspect of the invention.
[0022] FIG. 10 is a plan view illustrating examples of photonic patterning.
[0023] FIGS. 11 a-b are plan views illustrating one-dimensional laser diode and light-emitting diode arrays.
Detailed Description
[0024] Referring to FIG. 1 , a substrate 100 includes a first crystalline semiconductor material S1. The substrate 100 may be, for example, a bulk silicon wafer, a bulk germanium wafer, a semiconductor-on-insulator (SOI) substrate, or a strained semiconductor-on-insulator (SSOI) substrate. The substrate 100 may include or consist essentially of the first semiconductor material S1, such as a group IV element, e.g., germanium or silicon. In an embodiment, substrate 100 includes or consists essentially of n-type (100) silicon.
[0025] A dielectric layer 110 is formed over the semiconductor substrate 100. The dielectric layer 110 may include or consist essentially of a dielectric material, such as silicon nitride or silicon dioxide. The dielectric layer 110 may be formed by any suitable technique, e.g., thermal oxidation or plasma-enhanced chemical vapor deposition (PECVD). As discussed below, the dielectric layer may have a thickness t1 corresponding to a desired height h of crystalline material to be deposited in a trench formed through the dielectric layer. In some embodiments, the thickness t1 of the dielectric layer 110 is in the range of 25-1000 nm. In a preferred embodiment, the thickness t1 is 500 nm.
[0026] A mask (not shown), such as a photoresist mask, is formed over the substrate 100 and the dielectric layer 110. The mask is patterned to expose at least a portion of the dielectric layer 110. The exposed portion of the dielectric layer 110 is removed by, e.g., reactive ion etching (RIE) to define a trench 120. Trench 120 may be defined by at least one sidewall 130, and may extend to a top surface 135 of the substrate 100. The height h of the sidewall 130 corresponds to the thickness t1 of the dielectric layer 110, and may be at least equal to a predetermined distance H from a top surface 135 of the substrate. The predetermined vertical distance H is a minimum distance at which a majority of defects in a lattice-mismatched material formed in the trench terminate at the sidewall 130.
[0027] The trench may be substantially rectangular in terms of cross-sectional profile, a plan view, or both, and have a width w that is smaller than a length L (not shown) of the trench. For example, the width w of the trench may be less than about 500 nm, e.g., about 10-100 nm, and the length L of the trench may exceed each of w and H. A ratio of the height h of the trench to the width w of the trench 120 may be ≧0.5, e.g., ≧1.
[0028] A second crystalline semiconductor material S2, i.e., crystalline material 140, is formed in the trench 120. The crystalline material 140 may include or consist essentially of a group IV element or compound, a III-V compound, or a II-VI compound. Examples of suitable group IV elements or compounds include germanium, silicon germanium, and silicon carbide. Examples of suitable III-V compounds include gallium antimonide, gallium arsenide, gallium nitride, gallium phosphide, aluminum antimonide, aluminum arsenide, aluminum nitride, aluminum phosphide, indium antimonide, indium arsenide, indium nitride, indium phosphide, and their ternary or quaternary compounds. Examples of suitable II-VI compounds include zinc selenide, zinc sulfide, cadmium selenide, cadmium sulfide, and their ternary or quaternary compounds.
[0029] The crystalline material 140 may be formed by selective epitaxial growth in any suitable epitaxial deposition system, including, but not limited to, metal-organic chemical vapor deposition (MOCVD), atmospheric-pressure CVD (APCVD), low- (or reduced-) pressure CVD (LPCVD), ultra-high-vacuum CVD (UHVCVD), molecular beam epitaxy (MBE), or atomic layer deposition (ALD). In the CVD process, selective epitaxial growth typically includes introducing a source gas into the chamber. The source gas may include at least one precursor gas and a carrier gas, such as, for example, hydrogen. The reactor chamber may be heated by, for example, RF-heating. The growth temperature in the chamber may range from about 300° C. to about 900° C., depending on the composition of the crystalline material. The growth system may also utilize low-energy plasma to enhance the layer growth kinetics.
[0030] The epitaxial growth system may be a single-wafer or multiple-wafer batch reactor. Suitable CVD systems commonly used for volume epitaxy in manufacturing applications include, for example, an Aixtron 2600 multi-wafer system available from Aixtron, based in Aachen, Germany; an EPI CENTURA single-wafer multi-chamber systems available from Applied Materials of Santa Clara, Calif.; or an EPSILON single-wafer epitaxial reactor available from ASM International based in Bilthoven, The Netherlands.
[0031] In an exemplary process, a two-step growth technique is used to form high-quality crystalline material 140, consisting essentially of GaAs, in the trench 120. First, the substrate 100 and dielectric layer 110 are thermally annealed with hydrogen at approximately 800° C. for approximately 15 minutes to desorb a thin volatile oxide from the substrate surface 135 that may be produced during pre-epitaxy wafer preparation. Chamber pressure during annealing may be in the range of approximately 50-100 torr, for example 75 torr. After annealing, the chamber temperature is cooled down with hydrogen flow. In order to suppress anti-phase boundaries (APBs) on substrate surface 135, a pre-exposure to As for about 1 to 2 minutes is performed. This step helps ensure uniform coverage of the trench surface with an As—As monolayer. This pre-exposure is achieved by flowing AsH3 gas through the reactor at a temperature of approximately 460° C. Then, the precursor triethylgallium (TEG) or trimethylgallium (TMG) is introduced into the chamber together with AsH3 gas at a higher growth temperature, e.g., approximately 500° C. to 550° C. promote the initial GaAs nucleation process on the As pre-layer surface. This high-temperature process helps ensure that the Ga atoms are sufficiently mobile to avoid GaAs cluster formation. A slow growth rate of about 2 to 4 nm per minute with V/II ratio of about 50 may be used to obtain this initial GaAs layer, with a thickness in the range of about 50 to 100 nm.
[0032] Then a layer of n-type GaAs having a thickness of 1 to 2 μm is grown at a constant growth temperature of approximately 680° C. and a V/III ratio of approximately 80 to obtain defect-free GaAs material inside the trench 120. During this step, the GaAs epitaxial layer thickness t2 may be greater than the dielectric mask thickness t1. The GaAs material may have a mushroom-type cross-sectional profile with lateral over growth over the dielectric layer 110; the top portion of the GaAs material may coalesce with GaAs formed in neighboring trenches (not shown) to form an epitaxial layer. The width w2 of the crystalline material 140 extending over a top surface 160 of the dielectric layer 110 may be greater than the width w of the trench 120. In this case, a small void may be formed between the laterally grown GaAs layer and the top surface 160 of the dielectric layer 110. The overall layer thickness t2 of the crystalline material 140 may be monitored by using pre-calibrated growth rates and in situ monitoring equipment, according to methods routinely employed in the art.
[0033] Most, if not all, dislocation defects 150 in the crystalline material 140 reach and terminate at the sidewalls of the trench 120 in the dielectric material 110 at or below the predetermined vertical distance H from the surface 135 of the substrate, such that dislocations in the crystalline material 140 decrease in density with increasing distance from the bottom portion of the trench 140. Accordingly, the upper portion of the crystalline material is substantially exhausted of dislocation defects. Various dislocation defects such as threading dislocations, stacking faults, twin boundaries, or anti-phase boundaries may thus be substantially eliminated from the upper portion of the crystalline material.
[0034] The crystalline material 140 may be considered to have two portions: a lower portion for trapping dislocation defects and an upper portion which either (a) incorporates the laser or LED epitaxial layers or (b) serves as a template for the subsequent epitaxial growth of the laser or LED epitaxial layers. The height h of the crystalline material thus has two components: the height htrapping of the lower portion (where defects are concentrated) and the height hupper of the upper portion (which is largely free of defects). The height htrapping of the trapping portion may be selected from a range of about ½w≦htrapping≦2 w, to ensure effective trapping of dislocation defects. The actual value of htrapping required may depend upon the type of dislocation defects encountered, which may depend on the materials used, and also upon the orientation of the trench sidewalls. In some instances, the height htrapping can be greater than that required for effective defect trapping, in order to ensure that the dislocation defects are trapped at a sufficient distance away from the upper portion, so that deleterious effects of dislocation defects upon device performance are not experienced. For example, htrapping may be, e.g., 10-100 nm greater than required for effective trapping of defects. For the upper portion, the height hupper may be selected from the range of approximately ½w≦hupper≦10w.
[0035] It has been observed experimentally that dislocations in a mismatched cubic semiconductor grown on a Si (100) surface in the near vicinity (e.g., within approximately 500 nm or less) of a vertical dielectric sidewall surface bend toward that surface at approximately 30 degrees through 60 degrees. For example, the dislocations may bend toward that surface at approximately a 45-degree angle to that surface. Based on this relationship, the predetermined distance H necessary to trap defects is, typically, approximately equal to a width between ½w and 2w, where w is the width of the trench. This range is based on the range of intersection angles of approximately 30 degrees through 60 degrees; then, tan(30°)w≦H≦tan(60°)w, which roughly corresponds to ½w≦H≦2w.
[0036] Referring to FIG. 2 , a planarization step such as, e.g., chemical-mechanical polishing (CMP) may be used to planarize a top surface 170 of the crystalline material 140 within a roughness level preferably no greater than 20 nm, to allow the formation of good quality films thereon. In an embodiment, the thickness t3 of the portion of the crystalline material 140 disposed within the trench 120 is 1 μm and the thickness 4 of the portion of the crystalline material 140 disposed above the top surface 160 of the dielectric layer 110 is about 0.5 μm. In another embodiment, a planarization step such as, e.g., CMP is used to planarize a top surface of the crystalline material 140 within a roughness level preferably no greater than 20 nm, to ensure that the top surface of the crystalline material 140 is substantially co-planar with the top surface 160 of the dielectric material 110.
[0037] Referring to FIG. 3 , a laser epitaxial structure 300 may be formed over the crystalline material 140. For example, the laser epitaxial structure 300 may be a GaAs-based laser structure including layers of GaAs/InGaAs/AlGaAs, formed according to methods known in the art. The laser structure, described from the bottom up, may include, e.g., a ˜1.5 μm thick n-GaAs base layer 310, a ˜0.30 μm n-Al0-0.4GaAs graded lower cladding layer 312, a ˜1.3 μm thick n-Al0.4GaAs cladding layer 314, an undoped ˜0.3 μm Al0.4-0.2GaAs graded lower confining layer 316, an undoped ˜7 nm In0.2GaAs single quantum well layer 318, an undoped ˜0.3 μm Al0.2-0.4GaAs graded upper confining layer 320, a ˜1.3 μm thick p-Al0.4GaAs cladding layer 322, a ˜0.30 μm thick p-Al0.4-0GaAs graded upper cladding 324, and a ˜0.1 μm thick p+-GaAs contact layer 326. These layers may be formed by epitaxial growth in any suitable epitaxial deposition system, including, but not limited to, MOCVD, APCVD, LPCVD, UHVCVD, MBE, or ALD. A growth temperature may be approximately 550˜680° C. for the GaAs layer and approximately 650˜800° C. for the AlGaAs layers. In an embodiment, GaAs-based laser epitaxial structures are grown on offcut Si substrates oriented about 2° off (100) towards the <011> direction in an AIXTRON 2600 MOCVD reactor at about 75 torr. TMG and trimethylaluminum (TMA) may be used as group-III sources, and arsine (AsH3) may be used as the group-V source. Silane (SiH4) and carbon tetrachloride (CCl4) may be used as n- and p-dopant sources, respectively. Hydrogen may be used as a carrier gas.
[0038] Referring to FIG. 4 , instead of a laser epitaxial structure 300, an LED epitaxial structure 300′ may be formed over the crystalline material 140. The surface-emitting epitaxial LED structure includes a base layer 310′, a lower cladding layer 314′, an undoped lower confining layer 316′, an undoped single- or multiple-quantum-well active region 318′, an undoped upper confining layer 320′, an upper cladding layer 322′, and a heavily doped p-type contact layer 326′. Metal contacts may be formed over the p-type contact layer 326′ using the process described below with reference to FIG. 5 . It is often desired that light emission for LEDs be through the top surface. For this reason, a transparent top-contact material such as indium tin oxide (ITO) may be used. Alternatively, a non-transparent contact may be used, preferably not covering an entire top surface of the LED epitaxial structure.
[0039] Referring to FIG. 5 , an RIE etch step may be performed to remove a portion of the laser epitaxial structure 300 that may extend laterally over the dielectric layer 110. This etch may remove defects that may arise from coalescence between neighboring selective epitaxial regions. Referring also to FIG. 6 , at the same time, this etch may define the front and back facets 600, 610 of an edge-emission laser structure 620. The etch may be performed with, for example, argon and chlorine plasmas. A metal layer is deposited over the dielectric layer, for example via evaporation, and patterned to define a top contact 520. The metal layer may have a thickness of, e.g., approximately 150 nm. In an embodiment, the top contact 520 is a p-type contact and includes or consists essentially of Ti/Pt/Au. Following contact deposition, an anneal of approximately 350-450° C. for approximately 10 minutes may be performed to ensure good electrical contact with the laser epitaxial structure 300. A second metal contact 530, e.g., a bottom metal contact, is defined adjacent the substrate 100. A backside of the substrate 100 may be thinned before the second metal contact is defined. In an embodiment, the second metal contact is formed on the backside of the substrate. In an alternative embodiment, the second metal contact contacts the topside of the substrate through a window defined in the overlying dielectric layer(s) 110 (see FIGS. 7 a-7d). The second metal contact may have a thickness of, e.g., approximately 500 nm. In some embodiments, the second metal contact is an n-type contact and includes or consists essentially of Al formed by evaporation on an n-type Si substrate. A standard laser facet coating process is used, according to methods known in the art, to obtain reflectivity of approximately 3% and approximately 95% for front and back facets, respectively. The resulting structure is a completed laser device that can be integrated into circuits formed on a semiconductor die. The laser device is a light-emitting device 620 including laser epitaxial structure 300.
[0040] A GaAs-based laser structure growth and device preparation process are illustrated in FIGS. 1-6 . The figures are not to scale, and a thick laser structure is illustrated to demonstrate the general process sequence. This laser structure includes a single InGaAs quantum well centered in a waveguide, graded-index separate confinement heterostructure (GRINSCH) with 1.3-μm-thick Al0.4Ga0.6As cladding layers. The illustrated device is designed for operation at a wavelength of 980 nm. However, the process may be utilized to form other structures based on ART technology. For instance, for small dimensional devices such as nano-scale light emitters, the full epitaxial structure for the laser may be confined inside a single trench. In this case, CMP process and laser mesa contact process may be eliminated or simplified. Also, as discussed below, this method may be used to fabricate broad-area light emitters or emitter arrays, with large device dimensions and covering a plurality of trenches.
[0041] Referring to FIGS. 7 a-7d, the process described above with respect to FIGS. 1-6 may be used to form light-emitting structures having various configurations. Referring to FIG. 7 a, laser or LED epitaxial structure 300 or 300′ may be formed in trench 120. Dislocation defects 150 may be trapped within the lower trench region 710. In an embodiment, a planarization process, for example, CMP, of the crystalline material 140 is not necessary, as growth of the crystalline material 140 is halted before the crystalline material completely fills the trench 120. In this way, sufficient room (e.g., approximately 1-3 μm) is provided in an upper portion of the trench 120 for the formation of the laser or LED epitaxial structure. In some embodiments, the crystalline material 140 defines a portion of the laser or LED epitaxial structure 300 or 300′. In other embodiments, the crystalline material 140 provides a template for the formation of the laser or LED epitaxial structure 300 or 300′ in the trench 120. Top contact 520 is formed over the laser or LED epitaxial structure 300 or 300′. The second metal contact 530 contacts the topside of the substrate 100 through a window defined in the overlying dielectric layer(s) 110 (see FIGS. 7 a-7d).
[0042] Referring to FIG. 7 b, as discussed in detail with respect to FIGS. 1-6 , laser or LED epitaxial structure 300 or 300′ may be formed on a top portion of the crystalline material 140 extending above the top surface 160 of the dielectric layer 110.
[0043] Referring to FIG. 7 c, a plurality of trenches, i.e., two or more adjacent trenches may each include crystalline material 140 and a laser or LED epitaxial structure 300 or 300′ disposed over the crystalline material 140 in the trench, as discussed with reference to FIG. 7 a. The distance d between two adjacent trenches may be at least equal to the average width of the adjacent trenches. A patterned metal or a transparent top contact 520 may be formed over and in contact with each of the laser or LED epitaxial structures 300 or 300′, thereby providing a broad-area laser or LED.
[0044] Referring to FIG. 7 d, two or more adjacent trenches may each include crystalline semiconductor 140 extending above the top surface 160 of the dielectric layer 110, as described above with reference to FIGS. 1-6 and FIG. 7 b. Lateral growth of the crystalline material 140 between the adjacent trenches 120 results in the coalescence of the top portions of the crystalline material into a single epitaxial film 700 of crystalline material 140. A planarization process, for example, CMP, may be performed on a top surface of the epitaxial film 700. Thereafter, a broad area laser or LED epitaxial structure 300 or 300′, containing an optical active region, is formed over the epitaxial film 700.
[0045] Referring to FIGS. 8 a-8c, the process described above with reference to FIGS. 1-6 may be combined with selective etching to form a V-groove laser diode. Referring to FIG. 8 a, in an exemplary embodiment, crystalline semiconductor material 140 is formed in a trench 120, and extends beyond the top surface 160 of dielectric 110. In an embodiment, an electrically insulating diode (EID) (not shown) is added. The EID may be formed from two layers of semiconductor material, and the crystalline semiconductor material 140 may be the first of those layers. The EID may be positioned between the crystalline material 140 formed in trench 120 and the light-emitting device 300 or 300′. An n-contact 530 may be used to make an electrical connection to the crystalline material 140 above the trench 120, for example, near the top surface 160 of the dielectric layer 120; an EID may preferably then be used to prevent leakage current from the substrate 100 into the trench 120. The crystalline material 140 is preferably planarized by, for example, CMP to within a roughness level preferably no greater than 20 nm.
[0046] Referring to FIG. 8 b, the top surface of the crystalline semiconductor material 140 may then be modified with a selective etching process to create a V groove 800 in the surface of the crystalline material 140. In particular, the V groove may be formed as follows. An upper dielectric layer 810 including a dielectric material, e.g., Si3N4, may be formed on the crystalline semiconductor material 140 using a deposition process, e.g., PECVD, and patterned by photolithography and etching. The pattern in the upper dielectric layer 910 may include stripes oriented along the trench 120 and may have dimensions similar to those of the lower dielectric layer 110. In an embodiment, the stripes defined by the upper dielectric layer have dimensions greater than those of the lower dielectric layer 110, so that the upper dielectric layer 140 covers some trenches 120 but not other trenches 120. The pattern in the upper dielectric layer may be defined by a wet etch, e.g., a buffer oxide etchant.
[0047] An appropriate wet etch, e.g., H2SO4:H2O2:H2O=1:8:4, may then be used to create a V-groove in the crystalline semiconductor material 140 exposed by the openings formed in the upper dielectric layer. The appropriate wet etch etches the crystalline semiconductor material 140 selectively with respect to the upper dielectric layer and dielectric layer 110. Moreover, the wet-etch composition is selected to define facets in the crystalline semiconductor material 140 to form the V-groove. Subsequently, the patterned upper dielectric layer may be removed.
[0048] Referring to FIG. 8 c, a diode structure 300 is grown on top of the V-shaped layer to create a V-groove laser diode. This design may be applied to the fabrication of single or trenched array laser diodes.
[0049] Referring to FIGS. 9 a-9b, the process described above with reference to FIGS. 1-6 may be combined with the formation of cascade superlattice structures to create cascade lasers. Referring to FIG. 9 a, a multiple stage cascade structure 900 may be formed with a preferred structure design and controlled layer thicknesses, and may include, for example, InP/GaInAs/AlInAs, GaAs/AlGaAs or Si/SiGe/Si superlattice layers. The cascade structure 900 may be formed within trench 120 above dislocation defects 150. Each layer forming the cascade structure 900 may range in thickness from, for example, 1 nm to 5 nm, and may be formed with an epitaxial process, for example, MBE or MOCVD. The layers of the superlattice 900 may be formed in groups of, for example, 5-10 layers, where the composition and number of the layers within a group defines the output characteristics of the laser. Furthermore, the group of layers may be repeated, for example, 10-30 times, to increase the output power of the laser. The number of layers within a group and number of groups may be repeated as many times as the height of the crystalline semiconductor material 140 allows. Growth of the cascade structure 900 may terminated before coalesced growth occurs, to produce a near- or middle-infrared laser with peak emission at a wavelength between 3 μm and 17 μm. In some embodiments, the crystalline material 140 itself provides a template for the formation of the cascade superlattice structure 900 above the trench 120.
[0050] In the illustrated embodiment, the top contact 520 is formed over the cascade superlattice structure 900. The second metal contact 530 contacts the bottom side of the thinned substrate 100.
[0051] Referring to FIG. 9 b, multiple-wavelength cascade lasers may be formed on a surface that is preferably planarized, e.g., by CMP to within a roughness level preferably no greater than 20 nm. Different wavelength emissions may be accomplished by multiple sectional etching processes. The emission wavelength is tuned over a wide range by applying a voltage using multiple-section contacts. In an embodiment, one or all of the multiple wavelength sections of the cascade superlattice structure 900 has its own n-contact 530.
[0052] Referring to FIG. 10 , the process described above with respect to FIGS. 1-7 may be modified to create photonic crystals. The dielectric layer 110 may be first deposited, and then etched to produce trenches and shapes other than trenches, e.g., circular holes. These shapes correspond to features in crystalline material 140 that may be formed to direct emissions from a laser. A photonic mask layer (not shown) may be created to define these shapes and the dielectric layer 110 is selectively removed, e.g., etched, to form the desired shapes. After the dielectric layer 110 has been patterned, openings in the patterned dielectric layer 110 are filled with the crystalline semiconductor material 140. In an embodiment, an EID as described above is formed. The dielectric layer may then be wholly or partially removed to form an air-spaced photonic crystal array, i.e., having features separated by air. In an embodiment, part of the dielectric layer is left in place to change the refraction index of the boundary between the crystalline semiconductor material 140 and the dielectric layer 110 in the photonic crystal array. In various embodiments, this crystal array is used with a laser 1010 as an optical DBR reflector 1020, beam divider 1030, or waveguide 1040, as illustrated in FIG. 10 .
[0053] Referring to FIGS. 11 a-b, the method described in FIGS. 1-7 may be modified to form a number of light-emitting devices arranged in a one-dimensional array. A number of trenches of arbitrary length may be placed in close proximity to each other, and each trench may contain a light-emitting device, such as a laser diode or a light-emitting diode. Referring to FIG. 11 a, a plan view of a one-dimensional array of light-emitting diodes is shown. The p-contact 520 may cover only part of the top surface of the diode structure 300′ to permit the diode to emit light perpendicular to the page from the portion of the top surface of the diode structure 300′ not covered by p-contact 520. Each diode in the array may be electrically connected by forming a layer of metal 1110 at one end of the trenches 120 that is electrically connected to each diode's p-contact 520. Neighboring diodes may be electrically isolated with a dielectric isolator structure 1130. Referring to FIG. 11 b, a plan view of a one-dimensional array of laser diodes is shown. The p-contact 520 may cover the entire top surface of the laser structure 300, and the laser may output light in a direction 1120, within the plane of the page. Each laser in the one-dimensional array may be electrically connected by forming a layer of metal 1110 at one end of the trenches 120 that is electrically connected to each laser's p-contact 520. Neighboring lasers may be electrically isolated with a dielectric isolator structure 1130.
[0054] Each light-emitting device in a one-dimensional array may be formed inside its own trench 120, as shown in FIG. 7 a. In this case, each trench-defined device may be electrically isolated from a neighboring device or devices by portions of the dielectric layer 110.
[0055] In another embodiment, the light-emitting devices in the one-dimensional array are formed above the trench 120, as shown in FIG. 7 b, in the single epitaxial layer resulting from the crystalline semiconductor material 140 coalescing above and between neighboring trenches. In this case, an etch step may be performed to electrically isolate the devices. This process may include the steps of (i) forming a masking layer over the light-emitting devices, (ii) removing material from the masking layer to expose portions of the crystalline semiconductor material 140 where electrical continuity is to be broken, for example, the midpoint between two trench-based light-emitting devices, and (iii) removing the exposed crystalline semiconductor material 140 with an etching process. The gaps formed when the exposed crystalline semiconductor material 140 is removed may be filled with, for example, a dielectric material 1130.
[0056] The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The foregoing embodiments are therefore to be considered in all respects illustrative rather than limiting on the invention described herein. Scope of the invention is thus indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are intended to be embraced therein.
Claims
What is claimed is:
1. A structure comprising:
a trench defined in a dielectric layer disposed over and in contact with a top surface of a substrate, the substrate comprising a first crystalline semiconductor material, the trench comprising a width w proximate the top surface of the substrate and comprising a first height h1 at a top surface of the dielectric layer, the first height h1 extending from the top surface of the substrate in a direction perpendicular to the top surface of the substrate, the first height h1 equal to or greater than half the width w;
a second crystalline semiconductor material disposed in the trench and adjoining the first crystalline semiconductor material, the second crystalline semiconductor material being lattice-mismatched to the first crystalline semiconductor material, the second crystalline semiconductor material having a second height h2 at a top surface of the second crystalline semiconductor material, the second height h2 being equal to or greater than half the width w, the first height h1 at the top surface of the dielectric layer being greater than the second height h2 at the top surface of the second crystalline semiconductor material; and
a light-emitting device comprising a heteroepitaxial structure, the heteroepitaxial structure being disposed over and in contact with the top surface of the second crystalline semiconductor material, the heteroepitaxial structure being disposed at least partially in the trench, a surface of the heteroepitaxial structure between dissimilar materials being lower than the first height h1 at the top surface of the dielectric layer.
2. The structure of claim 1, wherein the trench has a ratio of h1/w≧1.
3. The structure of claim 1, wherein the light-emitting device is a laser or a light-emitting diode.
4. The structure of claim 3, wherein the light-emitting device is a laser and comprises at least one of a GaAs, an AlAs, or an AlGaAs layer.
5. The structure of claim 3, wherein the light-emitting device is a laser and comprises at least one of InP, GaP, AlP, InAs, AlAs, GaAs, InSb, AlSb, GaSb, InN, or their ternary or quaternary compounds.
6. The structure of claim 3, wherein the light-emitting device is a light-emitting diode and comprises a GaAs, an AlAs, or an AlGaAs layer.
7. The structure of claim 3, wherein light-emitting device is a light-emitting diode and comprises InP, InAs, AlAs, GaAs, AlSb, GaSb, or their ternary or quaternary compounds.
8. The structure of claim 1, wherein the first crystalline semiconductor material comprises at least one of a group IV element or compound, a II-VI compound, or a III-V compound.
9. The structure of claim 1, wherein the second crystalline material comprises at least one of a II-VI compound or a III-V compound.
10. The structure of claim 1, further comprising a top contact disposed over at least a portion of the light-emitting device and a second contact disposed over and in contact with a portion of the substrate.
11. The structure of claim 1, wherein a plurality of trenches are formed in the dielectric layer, the second crystalline semiconductor material being disposed in each trench.
12. The structure of claim 11, wherein a distance between two adjacent trenches is at least equal to an average width of the adjacent trenches.
13. The structure of claim 1, wherein the light-emitting device comprises a laser heteroepitaxial structure wholly disposed in the trench.
14. The structure of claim 1, wherein the light-emitting device comprises an LED heteroepitaxial structure wholly disposed in the trench.
15. A structure comprising:
a dielectric sidewall disposed adjoining a top surface of a substrate comprising a first crystalline semiconductor material, the dielectric sidewall having a first height h1 at a top surface of the dielectric sidewall from the top surface of the substrate and in a direction perpendicular to the top surface of the substrate;
a second crystalline semiconductor material disposed adjoining the dielectric sidewall and adjoining the first crystalline semiconductor material, the second crystalline semiconductor material being lattice-mismatched to the first crystalline semiconductor material, wherein dislocation defects in the second crystalline semiconductor material terminate at the dielectric sidewall; and
a cascade superlattice disposed over and in contact with at least a portion of the second crystalline semiconductor material and adjoining the dielectric sidewall, the cascade superlattice having a second height h2 at a top surface of the cascade superlattice from the top surface of the substrate and in the direction perpendicular to the top surface of the substrate, the first height h1 at the top surface of the dielectric sidewall being greater than or equal to the second height h2 at the top surface of the cascade superlattice.
16. The structure of claim 15, wherein the dielectric sidewall is a portion of a trench defined in a dielectric layer disposed over the substrate, the trench comprising a width w proximate the top surface of the substrate, the first height h1 equal to or greater than half the width w, and wherein the second crystalline semiconductor material is disposed in the trench, the second crystalline semiconductor material having a third height h3 equal to or greater than half the width w.
17. The structure of claim 16, wherein the trench has a ratio of h1/w≧1.
18. The structure of claim 16, wherein the cascade superlattice is wholly disposed in the trench.
19. A structure comprising:
a trench defined in a dielectric layer disposed over a substrate, the substrate comprising a first crystalline semiconductor material, the trench comprising a width w, a length L, and a first height h1, the width w and the length L being proximate a top surface of the substrate, the width w and the length L being in a same plane parallel to the top surface, the first height h1 extending from the top surface in a direction perpendicular to the top surface, the first height h1 equal to or greater than half the width w, the length L being greater than the width w;
a second crystalline semiconductor material disposed in the trench and adjoining the first crystalline semiconductor material, the second crystalline semiconductor material being lattice-mismatched to the first crystalline semiconductor material, the second crystalline semiconductor material having a second height h2 equal to or greater than half the width w; and
a light-emitting device disposed over and in contact with at least a portion of the second crystalline semiconductor material, the light-emitting device being wholly disposed in the trench.
20. The structure of claim 1, wherein the trench has a length L proximate the top surface of the substrate, the length L being greater than the width w, the trench having a uniform width from the top surface of the substrate to the first height h1.
21. The structure of claim 1, wherein the trench has a length L proximate the top surface of the substrate, the length L being greater than the width w, the trench comprising sidewalls, each of the sidewalls extending in a respective single plane from the top surface of the substrate to the first height h1.
22. The structure of claim 15, wherein the dielectric sidewall is a portion of a trench defined in a dielectric layer disposed over the substrate, the trench comprising a width w and length L adjacent the top surface of the substrate, the length L being greater than the width w.
Patent Citations (481)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4322253(A) | 1982-03-01 | Pankove et al. | Applicant |
| US4370510(A) | 1983-01-01 | Stirn | Applicant |
| US4545109(A) | 1985-10-01 | Reichert | Applicant |
| US4551394(A) | 1985-11-01 | Betsch et al. | Applicant |
| US4651179(A) | 1987-03-01 | Reichert | Applicant |
| US4727047(A) | 1988-02-01 | Bozler et al. | Applicant |
| US4774205(A) | 1988-09-01 | Choi | Applicant |
| US4789643(A) | 1988-12-01 | Kajikawa | Applicant |
| US4826784(A) | 1989-05-01 | Salerno et al. | Applicant |
| US4860081(A) | 1989-08-01 | Cogan | Applicant |
| US4876210(A) | 1989-10-01 | Barnett et al. | Applicant |
| US4948456(A) | 1990-08-01 | Schubert | Applicant |
| US4963508(A) | 1990-10-01 | Umeno et al. | Applicant |
| US5032893(A) | 1991-07-01 | Fitzgerald et al. | Applicant |
| US5034337(A) | 1991-07-01 | Mosher et al. | Applicant |
| US5061644(A) | 1991-10-01 | Yue et al. | Applicant |
| US5079616(A) | 1992-01-01 | Yacobi et al. | Applicant |
| US5091333(A) | 1992-02-01 | Fan et al. | Applicant |
| US5091767(A) | 1992-02-01 | Bean et al. | Applicant |
| US5093699(A) | 1992-03-01 | Weichold | Applicant |
| US5098850(A) | 1992-03-01 | Nishida et al. | Applicant |
| US5105247(A) | 1992-04-01 | Cavanaugh | Applicant |
| US5108947(A) | 1992-04-01 | Demeester et al. | Applicant |
| US5156995(A) | 1992-10-01 | Fitzgerald et al. | Applicant |
| US5159413(A) | 1992-10-01 | Calviello et al. | Applicant |
| US5164359(A) | 1992-11-01 | Calviello et al. | Applicant |
| US5166767(A) | 1992-11-01 | Kapoor et al. | Applicant |
| US5223043(A) | 1993-06-01 | Olson et al. | Applicant |
| US5236546(A) | 1993-08-01 | Mizutani | Applicant |
| US5238869(A) | 1993-08-01 | Shichijo et al. | Applicant |
| US5256594(A) | 1993-10-01 | Wu et al. | Applicant |
| US5269852(A) | 1993-12-01 | Nishida | Applicant |
| US5269876(A) | 1993-12-01 | Mizutani | Applicant |
| US5272105(A) | 1993-12-01 | Yacobi et al. | Applicant |
| US5281283(A) | 1994-01-01 | Tokunaga et al. | Applicant |
| US5285086(A) | 1994-02-01 | Fitzgerald | Applicant |
| US5295150(A) | 1994-03-01 | Vangieson et al. | Applicant |
| US5356831(A) | 1994-10-01 | Calviello et al. | Applicant |
| US5403751(A) | 1995-04-01 | Nishida et al. | Applicant |
| US5405453(A) | 1995-04-01 | Ho et al. | Applicant |
| US5407491(A) | 1995-04-01 | Freundlich et al. | Applicant |
| US5410167(A) | 1995-04-01 | Saito | Applicant |
| US5417180(A) | 1995-05-01 | Nakamura et al. | Applicant |
| US5427976(A) | 1995-06-01 | Koh et al. | Applicant |
| US5432120(A) | 1995-07-01 | Meister et al. | Applicant |
| US5438018(A) | 1995-08-01 | Mori et al. | Applicant |
| US5461243(A) | 1995-10-01 | Ek et al. | Applicant |
| US5518953(A) | 1996-05-01 | Takasu | Applicant |
| US5528209(A) | 1996-06-01 | MacDonald et al. | Applicant |
| US5545586(A) | 1996-08-01 | Koh | Applicant |
| US5548129(A) | 1996-08-01 | Kubena | Applicant |
| US5589696(A) | 1996-12-01 | Baba | Applicant |
| US5621227(A) | 1997-04-01 | Joshi | Applicant |
| US5622891(A) | 1997-04-01 | Saito | Applicant |
| US5640022(A) | 1997-06-01 | Inai | Applicant |
| US5710436(A) | 1998-01-01 | Tanamoto et al. | Applicant |
| US5717709(A) | 1998-02-01 | Sasaki et al. | Applicant |
| US5792679(A) | 1998-08-01 | Nakato | Applicant |
| US5825049(A) | 1998-10-01 | Simmons et al. | Applicant |
| US5825240(A) | 1998-10-01 | Geis et al. | Applicant |
| US5849077(A) | 1998-12-01 | Kenney | Applicant |
| US5853497(A) | 1998-12-01 | Lillington et al. | Applicant |
| US5869845(A) | 1999-02-01 | Vander Wagt | Applicant |
| US5883549(A) | 1999-03-01 | de Los Santos | Applicant |
| US5886385(A) | 1999-03-01 | Arisumi et al. | Applicant |
| US5903170(A) | 1999-05-01 | Kulkarni et al. | Applicant |
| US5953361(A) | 1999-09-01 | Borchert et al. | Applicant |
| US5959308(A) | 1999-09-01 | Shichijo et al. | Applicant |
| US5966620(A) | 1999-10-01 | Sakaguchi et al. | Applicant |
| US5998781(A) | 1999-12-01 | Vawter et al. | Applicant |
| US6011271(A) | 2000-01-01 | Sakuma et al. | Applicant |
| US6015979(A) | 2000-01-01 | Sugiura et al. | Applicant |
| US6049098(A) | 2000-04-01 | Sato | Applicant |
| US6083598(A) | 2000-07-01 | Ohkubo et al. | Applicant |
| US6100106(A) | 2000-08-01 | Yamaguchi et al. | Applicant |
| US6110813(A) | 2000-08-01 | Ota et al. | Applicant |
| US6111288(A) | 2000-08-01 | Watanabe et al. | Applicant |
| US6121542(A) | 2000-09-01 | Shiotsuka et al. | Applicant |
| US6150242(A) | 2000-11-01 | van der Wagt et al. | Applicant |
| US6153010(A) | 2000-11-01 | Kiyoku et al. | Examiner |
| US6191432(B1) | 2001-02-01 | Sugiyama et al. | Applicant |
| US6225650(B1) | 2001-05-01 | Tadatomo et al. | Applicant |
| US6228691(B1) | 2001-05-01 | Doyle | Applicant |
| US6229153(B1) | 2001-05-01 | Botez et al. | Applicant |
| US6235547(B1) | 2001-05-01 | Sakuma et al. | Applicant |
| US6252261(B1) | 2001-06-01 | Usui et al. | Applicant |
| US6252287(B1) | 2001-06-01 | Kurtz et al. | Applicant |
| US6271551(B1) | 2001-08-01 | Schmitz et al. | Applicant |
| US6274889(B1) | 2001-08-01 | Ota et al. | Applicant |
| US6300650(B1) | 2001-10-01 | Sato | Applicant |
| US6320220(B1) | 2001-11-01 | Watanabe et al. | Applicant |
| US6325850(B1) | 2001-12-01 | Beaumont et al. | Applicant |
| US6339232(B1) | 2002-01-01 | Takagi | Applicant |
| US6342404(B1) | 2002-01-01 | Shibata et al. | Applicant |
| US6348096(B1) | 2002-02-01 | Sunakawa et al. | Applicant |
| US6352942(B1) | 2002-03-01 | Luan et al. | Applicant |
| US6362071(B1) | 2002-03-01 | Nguyen et al. | Applicant |
| US6380051(B1) | 2002-04-01 | Yuasa et al. | Applicant |
| US6380590(B1) | 2002-04-01 | Yu | Applicant |
| US6403451(B1) | 2002-06-01 | Linthicum et al. | Applicant |
| US6407425(B1) | 2002-06-01 | Babcock et al. | Applicant |
| US6456214(B1) | 2002-09-01 | van der Wagt | Applicant |
| US6458614(B1) | 2002-10-01 | Nanishi et al. | Applicant |
| US6475869(B1) | 2002-11-01 | Yu | Applicant |
| US6492216(B1) | 2002-12-01 | Yeo et al. | Applicant |
| US6500257(B1) | 2002-12-01 | Wang et al. | Applicant |
| US6503610(B2) | 2003-01-01 | Hiramatsu et al. | Applicant |
| US6512252(B1) | 2003-01-01 | Takagi et al. | Applicant |
| US6521514(B1) | 2003-02-01 | Gehrke et al. | Applicant |
| US6552259(B1) | 2003-04-01 | Hosomi et al. | Applicant |
| US6566284(B2) | 2003-05-01 | Thomas et al. | Applicant |
| US6576532(B1) | 2003-06-01 | Jones et al. | Applicant |
| US6579463(B1) | 2003-06-01 | Winningham et al. | Applicant |
| US6603172(B1) | 2003-08-01 | Segawa et al. | Applicant |
| US6606335(B1) | 2003-08-01 | Kuramata et al. | Applicant |
| US6617643(B1) | 2003-09-01 | Goodwin-Johansson | Applicant |
| US6635110(B1) | 2003-10-01 | Luan et al. | Applicant |
| US6645295(B1) | 2003-11-01 | Koike et al. | Applicant |
| US6645797(B1) | 2003-11-01 | Buynoski et al. | Applicant |
| US6686245(B1) | 2004-02-01 | Mathew et al. | Applicant |
| US6703253(B2) | 2004-03-01 | Koide | Applicant |
| US6709982(B1) | 2004-03-01 | Buynoski et al. | Applicant |
| US6710368(B2) | 2004-03-01 | Fisher et al. | Applicant |
| US6720196(B2) | 2004-04-01 | Kunisato et al. | Applicant |
| US6727523(B2) | 2004-04-01 | Morita | Applicant |
| US6753555(B2) | 2004-06-01 | Takagi et al. | Applicant |
| US6756611(B2) | 2004-06-01 | Kiyoku et al. | Applicant |
| US6762483(B1) | 2004-07-01 | Krivokapic et al. | Applicant |
| US6767793(B2) | 2004-07-01 | Clark et al. | Applicant |
| US6784074(B2) | 2004-08-01 | Shchukin et al. | Applicant |
| US6787864(B2) | 2004-09-01 | Paton et al. | Applicant |
| US6794718(B2) | 2004-09-01 | Nowak et al. | Applicant |
| US6800910(B2) | 2004-10-01 | Lin et al. | Applicant |
| US6803598(B1) | 2004-10-01 | Berger et al. | Applicant |
| US6809351(B2) | 2004-10-01 | Kuramoto et al. | Applicant |
| US6812053(B1) | 2004-11-01 | Kong et al. | Applicant |
| US6812495(B2) | 2004-11-01 | Wada et al. | Applicant |
| US6815241(B2) | 2004-11-01 | Wang | Applicant |
| US6815738(B2) | 2004-11-01 | Rim | Applicant |
| US6825534(B2) | 2004-11-01 | Chen et al. | Applicant |
| US6831350(B1) | 2004-12-01 | Liu et al. | Applicant |
| US6835246(B2) | 2004-12-01 | Zaidi | Applicant |
| US6835618(B1) | 2004-12-01 | Dakshina-Murthy et al. | Applicant |
| US6838322(B2) | 2005-01-01 | Pham et al. | Applicant |
| US6841410(B2) | 2005-01-01 | Sasaoka | Applicant |
| US6841808(B2) | 2005-01-01 | Shibata et al. | Applicant |
| US6849077(B2) | 2005-02-01 | Ricci | Applicant |
| US6849487(B2) | 2005-02-01 | Taylor, Jr. et al. | Applicant |
| US6849884(B2) | 2005-02-01 | Clark et al. | Applicant |
| US6855583(B1) | 2005-02-01 | Krivokapic et al. | Applicant |
| US6855982(B1) | 2005-02-01 | Xiang et al. | Applicant |
| US6855990(B2) | 2005-02-01 | Hu et al. | Applicant |
| US6867433(B2) | 2005-03-01 | Yeo et al. | Applicant |
| US6873009(B2) | 2005-03-01 | Hisamoto et al. | Applicant |
| US6882051(B2) | 2005-04-01 | Majumdar et al. | Applicant |
| US6887773(B2) | 2005-05-01 | Gunn, III et al. | Applicant |
| US6888181(B1) | 2005-05-01 | Liao et al. | Applicant |
| US6900070(B2) | 2005-05-01 | Craven et al. | Applicant |
| US6900502(B2) | 2005-05-01 | Ge et al. | Applicant |
| US6902965(B2) | 2005-06-01 | Ge et al. | Applicant |
| US6902991(B2) | 2005-06-01 | Xiang et al. | Applicant |
| US6909186(B2) | 2005-06-01 | Chu | Applicant |
| US6917068(B1) | 2005-07-01 | Krivokapic | Applicant |
| US6919258(B2) | 2005-07-01 | Grant et al. | Applicant |
| US6920159(B2) | 2005-07-01 | Sidorin et al. | Applicant |
| US6921673(B2) | 2005-07-01 | Kobayashi et al. | Applicant |
| US6921963(B2) | 2005-07-01 | Krivokapic et al. | Applicant |
| US6921982(B2) | 2005-07-01 | Joshi et al. | Applicant |
| US6936875(B2) | 2005-08-01 | Sugii et al. | Applicant |
| US6940103(B2) | 2005-09-01 | Kiyoku et al. | Examiner |
| US6943407(B2) | 2005-09-01 | Ouyang et al. | Applicant |
| US6946683(B2) | 2005-09-01 | Sano et al. | Applicant |
| US6949769(B2) | 2005-09-01 | Hu et al. | Applicant |
| US6951819(B2) | 2005-10-01 | Iles et al. | Applicant |
| US6955969(B2) | 2005-10-01 | Djomehri et al. | Applicant |
| US6955977(B2) | 2005-10-01 | Kong et al. | Applicant |
| US6958254(B2) | 2005-10-01 | Seifert | Applicant |
| US6960781(B2) | 2005-11-01 | Currie et al. | Applicant |
| US6974733(B2) | 2005-12-01 | Boyanov et al. | Applicant |
| US6977194(B2) | 2005-12-01 | Belyansky et al. | Applicant |
| US6982204(B2) | 2006-01-01 | Saxler et al. | Applicant |
| US6982435(B2) | 2006-01-01 | Shibata et al. | Applicant |
| US6984571(B1) | 2006-01-01 | Enquist | Applicant |
| US6991998(B2) | 2006-01-01 | Bedell et al. | Applicant |
| US6994751(B2) | 2006-02-01 | Hata et al. | Applicant |
| US6995430(B2) | 2006-02-01 | Langdo et al. | Applicant |
| US6995456(B2) | 2006-02-01 | Nowak | Applicant |
| US6996147(B2) | 2006-02-01 | Majumdar et al. | Applicant |
| US6998684(B2) | 2006-02-01 | Anderson et al. | Applicant |
| US7001804(B2) | 2006-02-01 | Dietz et al. | Applicant |
| US7002175(B1) | 2006-02-01 | Singh et al. | Applicant |
| US7012298(B1) | 2006-03-01 | Krivokapic | Applicant |
| US7012314(B2) | 2006-03-01 | Bude et al. | Applicant |
| US7015497(B1) | 2006-03-01 | Berger | Applicant |
| US7015517(B2) | 2006-03-01 | Grant et al. | Applicant |
| US7033436(B2) | 2006-04-01 | Biwa et al. | Applicant |
| US7033936(B1) | 2006-04-01 | Green | Applicant |
| US7041178(B2) | 2006-05-01 | Tong et al. | Applicant |
| US7045401(B2) | 2006-05-01 | Lee et al. | Applicant |
| US7049627(B2) | 2006-05-01 | Vineis et al. | Applicant |
| US7061065(B2) | 2006-06-01 | Horng et al. | Applicant |
| US7074623(B2) | 2006-07-01 | Lochtefeld et al. | Applicant |
| US7078299(B2) | 2006-07-01 | Maszara et al. | Applicant |
| US7078731(B2) | 2006-07-01 | D'Evelyn et al. | Applicant |
| US7084051(B2) | 2006-08-01 | Ueda | Applicant |
| US7084441(B2) | 2006-08-01 | Saxler | Applicant |
| US7087965(B2) | 2006-08-01 | Chan et al. | Applicant |
| US7088143(B2) | 2006-08-01 | Ding et al. | Applicant |
| US7091561(B2) | 2006-08-01 | Matsushita et al. | Applicant |
| US7095043(B2) | 2006-08-01 | Oda et al. | Applicant |
| US7098508(B2) | 2006-08-01 | Leong et al. | Applicant |
| US7101444(B2) | 2006-09-01 | Shchukin et al. | Applicant |
| US7109516(B2) | 2006-09-01 | Langdo et al. | Applicant |
| US7118987(B2) | 2006-10-01 | Fu et al. | Applicant |
| US7119402(B2) | 2006-10-01 | Kinoshita et al. | Applicant |
| US7122733(B2) | 2006-10-01 | Narayanan et al. | Applicant |
| US7125785(B2) | 2006-10-01 | Cohen et al. | Applicant |
| US7128846(B2) | 2006-10-01 | Nishijima et al. | Applicant |
| US7132691(B1) | 2006-11-01 | Tanabe et al. | Applicant |
| US7138292(B2) | 2006-11-01 | Mirabedini et al. | Applicant |
| US7138302(B2) | 2006-11-01 | Xiang et al. | Applicant |
| US7145167(B1) | 2006-12-01 | Chu | Applicant |
| US7154118(B2) | 2006-12-01 | Lindert et al. | Applicant |
| US7160753(B2) | 2007-01-01 | Williams, Jr. | Applicant |
| US7164183(B2) | 2007-01-01 | Sakaguchi et al. | Applicant |
| US7176522(B2) | 2007-02-01 | Cheng et al. | Applicant |
| US7179727(B2) | 2007-02-01 | Capewell et al. | Applicant |
| US7180134(B2) | 2007-02-01 | Yang et al. | Applicant |
| US7195993(B2) | 2007-03-01 | Zheleva et al. | Applicant |
| US7198995(B2) | 2007-04-01 | Chidambarrao et al. | Applicant |
| US7205586(B2) | 2007-04-01 | Takagi et al. | Applicant |
| US7205604(B2) | 2007-04-01 | Ouyang et al. | Applicant |
| US7211864(B2) | 2007-05-01 | Seliskar | Applicant |
| US7217882(B2) | 2007-05-01 | Walukiewicz et al. | Applicant |
| US7224033(B2) | 2007-05-01 | Zhu et al. | Applicant |
| US7244958(B2) | 2007-07-01 | Shang et al. | Applicant |
| US7247534(B2) | 2007-07-01 | Chidambarrao et al. | Applicant |
| US7247912(B2) | 2007-07-01 | Zhu et al. | Applicant |
| US7250359(B2) | 2007-07-01 | Fitzgerald | Applicant |
| US7262117(B1) | 2007-08-01 | Gunn, III et al. | Applicant |
| US7268058(B2) | 2007-09-01 | Chau et al. | Applicant |
| US7297569(B2) | 2007-11-01 | Bude et al. | Applicant |
| US7344942(B2) | 2008-03-01 | Korber | Applicant |
| US7361576(B2) | 2008-04-01 | Imer et al. | Applicant |
| US7372066(B2) | 2008-05-01 | Sato et al. | Applicant |
| US7420201(B2) | 2008-09-01 | Langdo et al. | Applicant |
| US7449379(B2) | 2008-11-01 | Ochimizu et al. | Applicant |
| US7582498(B2) | 2009-09-01 | D'Evelyn et al. | Examiner |
| US7626246(B2) | 2009-12-01 | Lochtefeld et al. | Applicant |
| US7638842(B2) | 2009-12-01 | Currie et al. | Applicant |
| US7655960(B2) | 2010-02-01 | Nakahata et al. | Applicant |
| US7777250(B2) | 2010-08-01 | Lochtefeld | Applicant |
| US7799592(B2) | 2010-09-01 | Lochtefeld | Applicant |
| US7825328(B2) | 2010-11-01 | Li | Applicant |
| US7875958(B2) | 2011-01-01 | Cheng et al. | Applicant |
| US8034697(B2) | 2011-10-01 | Fiorenza et al. | Applicant |
| US2001/0006249(A1) | 2001-07-01 | Fitzgerald | Applicant |
| US2001/0045604(A1) | 2001-11-01 | Oda et al. | Applicant |
| US2002/0011612(A1) | 2002-01-01 | Hieda | Applicant |
| US2002/0017642(A1) | 2002-02-01 | Mizushima et al. | Applicant |
| US2002/0022290(A1) | 2002-02-01 | Kong et al. | Applicant |
| US2002/0030246(A1) | 2002-03-01 | Eisenbeiser et al. | Applicant |
| US2002/0036290(A1) | 2002-03-01 | Inaba et al. | Applicant |
| US2002/0046693(A1) | 2002-04-01 | Kiyoku et al. | Applicant |
| US2002/0047155(A1) | 2002-04-01 | Babcock et al. | Applicant |
| US2002/0066403(A1) | 2002-06-01 | Sunakawa | Applicant |
| US2002/0070383(A1) | 2002-06-01 | Shibata et al. | Applicant |
| US2002/0084000(A1) | 2002-07-01 | Fitzgerald | Applicant |
| US2002/0127427(A1) | 2002-09-01 | Young et al. | Applicant |
| US2002/0168802(A1) | 2002-11-01 | Hsu et al. | Applicant |
| US2002/0168844(A1) | 2002-11-01 | Kuramoto et al. | Examiner |
| US2002/0179005(A1) | 2002-12-01 | Koike et al. | Applicant |
| US2003/0030117(A1) | 2003-02-01 | Iwasaki et al. | Applicant |
| US2003/0045017(A1) | 2003-03-01 | Hiramatsu et al. | Applicant |
| US2003/0057486(A1) | 2003-03-01 | Gambino et al. | Applicant |
| US2003/0064535(A1) | 2003-04-01 | Kub et al. | Applicant |
| US2003/0070707(A1) | 2003-04-01 | King et al. | Applicant |
| US2003/0087462(A1) | 2003-05-01 | Koide et al. | Applicant |
| US2003/0089899(A1) | 2003-05-01 | Lieber et al. | Applicant |
| US2003/0155586(A1) | 2003-08-01 | Koide et al. | Applicant |
| US2003/0168002(A1) | 2003-09-01 | Zaidi | Applicant |
| US2003/0178677(A1) | 2003-09-01 | Clark et al. | Applicant |
| US2003/0178681(A1) | 2003-09-01 | Clark et al. | Applicant |
| US2003/0183827(A1) | 2003-10-01 | Kawaguchi et al. | Applicant |
| US2003/0203531(A1) | 2003-10-01 | Shchukin et al. | Applicant |
| US2003/0207518(A1) | 2003-11-01 | Kong et al. | Applicant |
| US2003/0227036(A1) | 2003-12-01 | Sugiyama et al. | Applicant |
| US2003/0230759(A1) | 2003-12-01 | Thomas et al. | Applicant |
| US2004/0005740(A1) | 2004-01-01 | Lochtefeld et al. | Applicant |
| US2004/0012037(A1) | 2004-01-01 | Venkatesan et al. | Applicant |
| US2004/0016921(A1) | 2004-01-01 | Botez et al. | Applicant |
| US2004/0031979(A1) | 2004-02-01 | Lochtefeld et al. | Applicant |
| US2004/0041932(A1) | 2004-03-01 | Chao et al. | Applicant |
| US2004/0043584(A1) | 2004-03-01 | Thomas et al. | Applicant |
| US2004/0072410(A1) | 2004-04-01 | Motoki et al. | Applicant |
| US2004/0075105(A1) | 2004-04-01 | Leitz et al. | Applicant |
| US2004/0075464(A1) | 2004-04-01 | Samuelson et al. | Applicant |
| US2004/0082150(A1) | 2004-04-01 | Kong et al. | Applicant |
| US2004/0087051(A1) | 2004-05-01 | Furuya et al. | Applicant |
| US2004/0092060(A1) | 2004-05-01 | Gambino et al. | Applicant |
| US2004/0118451(A1) | 2004-06-01 | Walukiewicz et al. | Applicant |
| US2004/0121507(A1) | 2004-06-01 | Bude et al. | Examiner |
| US2004/0123796(A1) | 2004-07-01 | Nagai et al. | Applicant |
| US2004/0142503(A1) | 2004-07-01 | Lee et al. | Examiner |
| US2004/0150001(A1) | 2004-08-01 | Shchukin et al. | Applicant |
| US2004/0155249(A1) | 2004-08-01 | Narui et al. | Examiner |
| US2004/0173812(A1) | 2004-09-01 | Currie et al. | Applicant |
| US2004/0183078(A1) | 2004-09-01 | Wang | Applicant |
| US2004/0185665(A1) | 2004-09-01 | Kishimoto et al. | Applicant |
| US2004/0188791(A1) | 2004-09-01 | Horng et al. | Applicant |
| US2004/0195624(A1) | 2004-10-01 | Liu et al. | Applicant |
| US2004/0227187(A1) | 2004-11-01 | Cheng et al. | Applicant |
| US2004/0247218(A1) | 2004-12-01 | Ironside et al. | Applicant |
| US2004/0256613(A1) | 2004-12-01 | Oda et al. | Applicant |
| US2004/0256647(A1) | 2004-12-01 | Lee et al. | Applicant |
| US2004/0262617(A1) | 2004-12-01 | Hahm et al. | Applicant |
| US2005/0001216(A1) | 2005-01-01 | Adkisson et al. | Applicant |
| US2005/0003572(A1) | 2005-01-01 | Hahn et al. | Applicant |
| US2005/0009304(A1) | 2005-01-01 | Zheleva et al. | Applicant |
| US2005/0017351(A1) | 2005-01-01 | Ravi | Applicant |
| US2005/0035410(A1) | 2005-02-01 | Yeo et al. | Applicant |
| US2005/0040444(A1) | 2005-02-01 | Cohen | Applicant |
| US2005/0045983(A1) | 2005-03-01 | Noda et al. | Applicant |
| US2005/0054164(A1) | 2005-03-01 | Xiang | Applicant |
| US2005/0054180(A1) | 2005-03-01 | Han | Applicant |
| US2005/0056827(A1) | 2005-03-01 | Li et al. | Applicant |
| US2005/0056892(A1) | 2005-03-01 | Seliskar | Applicant |
| US2005/0072995(A1) | 2005-04-01 | Anthony | Applicant |
| US2005/0073028(A1) | 2005-04-01 | Grant et al. | Applicant |
| US2005/0093021(A1) | 2005-05-01 | Ouyang et al. | Applicant |
| US2005/0093154(A1) | 2005-05-01 | Kottantharayil et al. | Applicant |
| US2005/0104152(A1) | 2005-05-01 | Snyder et al. | Applicant |
| US2005/0104156(A1) | 2005-05-01 | Wasshuber et al. | Applicant |
| US2005/0118793(A1) | 2005-06-01 | Snyder et al. | Applicant |
| US2005/0118825(A1) | 2005-06-01 | Nishijima et al. | Applicant |
| US2005/0121688(A1) | 2005-06-01 | Nagai et al. | Applicant |
| US2005/0127451(A1) | 2005-06-01 | Tsuchiya et al. | Applicant |
| US2005/0136626(A1) | 2005-06-01 | Morse | Applicant |
| US2005/0139860(A1) | 2005-06-01 | Snyder et al. | Applicant |
| US2005/0145941(A1) | 2005-07-01 | Bedell et al. | Applicant |
| US2005/0145954(A1) | 2005-07-01 | Zhu et al. | Applicant |
| US2005/0148161(A1) | 2005-07-01 | Chen et al. | Applicant |
| US2005/0156169(A1) | 2005-07-01 | Chu | Applicant |
| US2005/0156202(A1) | 2005-07-01 | Rhee et al. | Applicant |
| US2005/0161711(A1) | 2005-07-01 | Chu | Applicant |
| US2005/0164475(A1) | 2005-07-01 | Peckerar et al. | Applicant |
| US2005/0181549(A1) | 2005-08-01 | Barr et al. | Applicant |
| US2005/0184302(A1) | 2005-08-01 | Kobayashi et al. | Applicant |
| US2005/0205859(A1) | 2005-09-01 | Currie et al. | Applicant |
| US2005/0205932(A1) | 2005-09-01 | Cohen et al. | Applicant |
| US2005/0211291(A1) | 2005-09-01 | Bianchi | Applicant |
| US2005/0212051(A1) | 2005-09-01 | Jozwiak et al. | Applicant |
| US2005/0217565(A1) | 2005-10-01 | Lahreche et al. | Applicant |
| US2005/0245095(A1) | 2005-11-01 | Haskell et al. | Applicant |
| US2005/0263751(A1) | 2005-12-01 | Hall et al. | Applicant |
| US2005/0274409(A1) | 2005-12-01 | Fetzer et al. | Applicant |
| US2005/0280103(A1) | 2005-12-01 | Langdo et al. | Applicant |
| US2006/0009012(A1) | 2006-01-01 | Leitz et al. | Applicant |
| US2006/0019462(A1) | 2006-01-01 | Cheng et al. | Applicant |
| US2006/0049409(A1) | 2006-03-01 | Rafferty et al. | Applicant |
| US2006/0057825(A1) | 2006-03-01 | Bude et al. | Applicant |
| US2006/0073681(A1) | 2006-04-01 | Han | Applicant |
| US2006/0105533(A1) | 2006-05-01 | Chong et al. | Applicant |
| US2006/0112986(A1) | 2006-06-01 | Atwater et al. | Applicant |
| US2006/0113603(A1) | 2006-06-01 | Currie | Applicant |
| US2006/0128124(A1) | 2006-06-01 | Haskell et al. | Applicant |
| US2006/0131606(A1) | 2006-06-01 | Cheng | Applicant |
| US2006/0144435(A1) | 2006-07-01 | Wanlass | Applicant |
| US2006/0145264(A1) | 2006-07-01 | Chidambarrao et al. | Applicant |
| US2006/0160291(A1) | 2006-07-01 | Lee et al. | Applicant |
| US2006/0162768(A1) | 2006-07-01 | Wanlass et al. | Applicant |
| US2006/0166437(A1) | 2006-07-01 | Korber et al. | Applicant |
| US2006/0169987(A1) | 2006-08-01 | Miura et al. | Applicant |
| US2006/0175601(A1) | 2006-08-01 | Lieber et al. | Applicant |
| US2006/0186510(A1) | 2006-08-01 | Lochtefeld et al. | Applicant |
| US2006/0189056(A1) | 2006-08-01 | Ko et al. | Applicant |
| US2006/0197123(A1) | 2006-09-01 | Lochtefeld et al. | Applicant |
| US2006/0197124(A1) | 2006-09-01 | Lochtefeld et al. | Applicant |
| US2006/0197126(A1) | 2006-09-01 | Lochtefeld et al. | Applicant |
| US2006/0202276(A1) | 2006-09-01 | Kato | Applicant |
| US2006/0205197(A1) | 2006-09-01 | Yi et al. | Applicant |
| US2006/0211210(A1) | 2006-09-01 | Bhat et al. | Applicant |
| US2006/0266281(A1) | 2006-11-01 | Beaumont et al. | Applicant |
| US2006/0267047(A1) | 2006-11-01 | Murayama | Applicant |
| US2006/0292719(A1) | 2006-12-01 | Lochtefeld et al. | Applicant |
| US2007/0025670(A1) | 2007-02-01 | Pan et al. | Applicant |
| US2007/0029643(A1) | 2007-02-01 | Johnson et al. | Applicant |
| US2007/0054465(A1) | 2007-03-01 | Currie et al. | Applicant |
| US2007/0054467(A1) | 2007-03-01 | Currie et al. | Applicant |
| US2007/0099315(A1) | 2007-05-01 | Maa et al. | Applicant |
| US2007/0099329(A1) | 2007-05-01 | Maa et al. | Applicant |
| US2007/0102721(A1) | 2007-05-01 | DenBaars et al. | Applicant |
| US2007/0105256(A1) | 2007-05-01 | Fitzgerald | Applicant |
| US2007/0105274(A1) | 2007-05-01 | Fitzgerald | Applicant |
| US2007/0105335(A1) | 2007-05-01 | Fitzgerald | Applicant |
| US2007/0181977(A1) | 2007-08-01 | Lochtefeld et al. | Applicant |
| US2007/0187668(A1) | 2007-08-01 | Noguchi et al. | Applicant |
| US2007/0187796(A1) | 2007-08-01 | Rafferty et al. | Applicant |
| US2007/0196987(A1) | 2007-08-01 | Chidambarrao et al. | Applicant |
| US2007/0248132(A1) | 2007-10-01 | Kikuchi et al. | Applicant |
| US2007/0267722(A1) | 2007-11-01 | Lochtefeld et al. | Applicant |
| US2008/0001169(A1) | 2008-01-01 | Lochtefeld | Applicant |
| US2008/0070355(A1) | 2008-03-01 | Lochtefeld et al. | Applicant |
| US2008/0073641(A1) | 2008-03-01 | Cheng et al. | Applicant |
| US2008/0073667(A1) | 2008-03-01 | Lochtefeld | Applicant |
| US2008/0099785(A1) | 2008-05-01 | Bai et al. | Applicant |
| US2008/0154197(A1) | 2008-06-01 | Derrico et al. | Applicant |
| US2008/0187018(A1) | 2008-08-01 | Li | Applicant |
| US2008/0194078(A1) | 2008-08-01 | Akiyama et al. | Applicant |
| US2008/0245400(A1) | 2008-10-01 | Li | Applicant |
| US2008/0257409(A1) | 2008-10-01 | Li et al. | Applicant |
| US2008/0286957(A1) | 2008-11-01 | Lee et al. | Applicant |
| US2009/0039361(A1) | 2009-02-01 | Li et al. | Applicant |
| US2009/0042344(A1) | 2009-02-01 | Ye et al. | Applicant |
| US2009/0065047(A1) | 2009-03-01 | Fiorenza et al. | Applicant |
| US2009/0072284(A1) | 2009-03-01 | King et al. | Applicant |
| US2009/0110898(A1) | 2009-04-01 | Levy et al. | Applicant |
| US2009/0321882(A1) | 2009-12-01 | Park | Applicant |
| US2010/0012976(A1) | 2010-01-01 | Hydrick et al. | Applicant |
| US2010/0025683(A1) | 2010-02-01 | Cheng | Applicant |
| US2010/0072515(A1) | 2010-03-01 | Park et al. | Applicant |
| US2010/0078680(A1) | 2010-04-01 | Cheng et al. | Applicant |
| US2010/0176371(A1) | 2010-07-01 | Lochtefeld | Applicant |
| US2010/0176375(A1) | 2010-07-01 | Lochtefeld | Applicant |
| US2010/0213511(A1) | 2010-08-01 | Lochtefeld | Applicant |
| US2010/0216277(A1) | 2010-08-01 | Fiorenza et al. | Applicant |
| US2010/0252861(A1) | 2010-10-01 | Lochtefeld | Applicant |
| US2010/0308376(A1) | 2010-12-01 | Takada et al. | Applicant |
| US2011/0011438(A1) | 2011-01-01 | Li | Applicant |
| US2011/0049568(A1) | 2011-03-01 | Lochtefeld et al. | Applicant |
| US2011/0086498(A1) | 2011-04-01 | Cheng et al. | Applicant |
| CN2550906 | 2003-05-01 | Applicant | |
| DE10017137 | 2000-10-01 | Applicant | |
| DE10320160(A1) | 2004-08-01 | Applicant | |
| EP352472 | 1989-06-01 | Applicant | |
| EP600276 | 1994-06-01 | Applicant | |
| EP817096 | 1998-01-01 | Applicant | |
| EP1551063 | 2005-07-01 | Applicant | |
| EP1796180 | 2007-06-01 | Applicant | |
| GB2215514 | 1989-09-01 | Applicant | |
| JP2-62090 | 1990-03-01 | Applicant | |
| JP7230952 | 1995-08-01 | Applicant | |
| JP10126010 | 1998-05-01 | Applicant | |
| JP10284436 | 1998-10-01 | Applicant | |
| JP10284507 | 1998-10-01 | Applicant | |
| JP11251684 | 1999-09-01 | Applicant | |
| JP11307866 | 1999-11-01 | Applicant | |
| JP2000021789 | 2000-01-01 | Applicant | |
| JP2000216432 | 2000-08-01 | Applicant | |
| JP2000-286449 | 2000-10-01 | Applicant | |
| JP2000299532 | 2000-10-01 | Applicant | |
| JP2001007447 | 2001-01-01 | Applicant | |
| JP2001102678 | 2001-04-01 | Applicant | |
| JP3202223 | 2001-08-01 | Applicant | |
| JP2001257351 | 2001-09-01 | Applicant | |
| JP2002118255 | 2002-04-01 | Applicant | |
| JP2002141553 | 2002-05-01 | Applicant | |
| JP2002241192 | 2002-08-01 | Applicant | |
| JP2002293698 | 2002-10-01 | Applicant | |
| JP2003163370 | 2003-06-01 | Applicant | |
| JP3515974 | 2004-04-01 | Applicant | |
| JP2004-200375 | 2004-07-01 | Applicant | |
| JP2009177167 | 2009-08-01 | Applicant | |
| KR20030065631 | 2003-08-01 | Applicant | |
| KR20090010284 | 2009-01-01 | Applicant | |
| TW544930 | 2003-08-01 | Applicant | |
| WO72383 | 2000-11-01 | Applicant | |
| WO101465 | 2001-01-01 | Applicant | |
| WO209187 | 2002-01-01 | Applicant | |
| WO2002/086952 | 2002-10-01 | Applicant | |
| WO2088834 | 2002-11-01 | Applicant | |
| WO3073517 | 2003-09-01 | Applicant | |
| WO2004004927 | 2004-01-01 | Applicant | |
| WO2004/023536 | 2004-03-01 | Applicant | |
| WO2005/013375 | 2005-02-01 | Applicant | |
| WO2005/048330 | 2005-05-01 | Applicant | |
| WO2005098963 | 2005-10-01 | Applicant | |
| WO2005/122267 | 2005-12-01 | Applicant | |
| WO2006025407 | 2006-03-01 | Applicant | |
| WO2006/125040 | 2006-11-01 | Applicant | |
| WO2008124154 | 2008-10-01 | Applicant |
Non-Patent Literature (277)
- International Preliminary Report on Patentability for International Application No. PCT/US2007/019568, mailed Mar. 19, 2009 (7 pages).Applicant
- International Preliminary Report on Patentability for International Application No. PCT/US07/021023, mailed Apr. 9, 2009 (8 pages).Applicant
- International Preliminary Report on Patentability for International Application No. PCT/US2007/020181, mailed Apr. 2, 2009 (9 pages).Applicant
- International Preliminary Report on Patentability for International Application No. PCT/US07/020777, mailed Apr. 9, 2009 (12 pages).Applicant
- Epitaxial Lateral Overgrowth of GaAs on a Si Substrate, 28 Jap. J. App. Physics 3, pp. L337-L339 (Mar. 1989).Applicant
- 68 Applied Physics Letters 7, pp. 774-779 (1999).Applicant
- Asano, T. et al., “AlGaInN laser diodes grown on an ELO-GaN substrate vs. on a sapphire substrate,” 2000 IEEE Semiconductor Laser Conference, Conference Digest, pp. 109-110.Applicant
- Ashby, C.I.H. et al., “Low-dislocation-density GaN from a single growth on a textured substrate.” Applied Physics Letters, v 77, n 20, Nov. 13, 2000, pp. 3233-3235.Applicant
- Ashley et al., “Heternogeneous InSb Quantum Well Transistors on Silicon for ultra-high speed, low power logic applications,” 43 Electronics Letters 14 (Jul. 2007).Applicant
- Bai et al, “Study of the defect elimination mechanisms in aspect ratio trapping Ge growth,” Appl. Phys. Letters, vol. 90 (2007).Applicant
- Bakkers et al., “Epitaxial Growth on InP Nanowires on Germanium,” Nature Materials, vol. 3 (Nov. 2004), pp. 769-773.Applicant
- Baron et al., “Chemical Vapor Deposition of Ge Nanocrystals on SiO2,” Applied Physics Letters, vol. 83, No. 7 (Aug. 18, 2003), pp. 1444-1446.Applicant
- Bean et al., “GexSi1−x/Si strained-later superlattice grown by molecular beam epitaxy,” J. Vac. Sci. Tech. A (2)2, pp. 436-440 (1984).Applicant
- Beckett et al., “Towards a reconfigurable nanocomputer platform,” ACM Int'l. Conf. Proceeding Series, vol. 19, pp. 141-150 (2002).Applicant
- Beltz et al., “A Theoretical Model for Threading Dislocation Reduction During Selective Area Growth,” Materials Science and Engineering, A234-236 (1997), pp. 794-797.Applicant
- Bergman et al. “RTD/CMOS Nanoelectronic Circuits: Thin-Film InP-based Resonant Tunneling Diodes Integrated with CMOS circuits,” 20 Electron Device Letters 3, pp. 119-122 (1999).Applicant
- Blakeslee, “The Use of Superlattices to Block the Propogation of Dislocations in Semiconductors,” Mat. Res. Soc. Symp. Proc. 148, pp. 217-227.Applicant
- Borland, J.O., “Novel device structures by selective epitaxial growth (SEG),” 1987 International Electron Devices Meeting pp. 12-15.Applicant
- Bryskiewicz, T., “Dislocation filtering in SiGe and InGaAs buffer layers grown by selective lateral overgrowth method,” Applied Physics Letters, v 66, n 10, Mar. 6, 1995, pp. 1237-1239.Applicant
- Bushroa, A.R. et al., “Lateral epitaxial overgrowth and reduction in defect density of 3C-SiC on patterned Si substrates,” Journal of Crystal Growth, v 271, Oct. 15, 2004, pp. 200-206.Applicant
- Cannon et al., “Monolithic Si-based Technology for Optical Receiver Circuits,” Proceedings of SPIE, vol. 4999 (2003), pp. 145-155.Applicant
- Chan et al., “Influence of metalorganic Sources on the Composition Uniformity of Selectively Grown GaxIn1-xP,” Jpn J. Appl. Phys., vol. 33 (1994) pp. 4812-4819.Applicant
- Chang et al., “Epitaxial Lateral Overgrowth of Wide Dislocation-Free GaAs on Si Substrates,” Electrochemical Soc'y Proceedings, vol. 97-21, pp. 196-200.Applicant
- Chang, Y.S. et al., “Effect of growth temperature on epitaxial lateral overgrowth of GaAs on Si substrate,” Journal of Crystal Growth 174, Apr. 1997, p. 630-34.Applicant
- Chau et al., “Opportunities and Challenges of III-V Nanoelectronics for Future High-Speed, Low Power Logic Applications,” IEEE CSIC Digest, pp. 17-20 (2005).Applicant
- Chen, Y. et al., “Dislocation reduction in GaN thin films via lateral overgrowth from trenches,” Applied Physics Letters, v 75, n 14, Oct. 4, 1999, pp. 2062-2063.Applicant
- Choi et al., “Monolithic Integration of Si MOSFET's and GaAs MESFET's,” Electron Device Letters, v. EDL-7, No. 4 (1986).Applicant
- Choi et al., “Monolithic Integration of GaAs/AlGaAs Double-Heterostructure LED's and Si MOSFET's,” Electon Device Letters, v. EDL-7, No. 9 (1986).Applicant
- Choi et al., “Monolithic Integration of GaAs/AlGaAs LED and Si Driver Circuit,” 9 Electron Device Letters 10 (1988).Applicant
- Cloutier et al., “Optical gain and stimulated emission in periodic nanopatterned crystalline silicon,” Nature Materials, Nov. 2005.Applicant
- Currie et al., “Carrier Mobilities and Process Stability of Strained Si n- and p-MOSFETs on SiGe Virtual Substrates,” J. Vac. Sci. Tech. B 19(6), pp. 2268-2279 (2001).Applicant
- Partial International Search for International Application No. PCT/US2006/033859, 7 pages.Applicant
- Dadgar et al., “MOVPE Growth of GaN on Si (111) Substrates,” Journal of Crystal Growth, 248 (2003) pp. 556-562.Applicant
- Datta et al., “Silicon and III-V Nanoelectronics,” IEEE Int'l. Conf. on Indium Phosphide & Related Mat., pp. 7-8 (2005).Applicant
- Datta et al., “Ultrahigh-Speed 0.5 V Supply Voltage In0.7Ga0.3As Quantum-Well Transistors on Silicon Substrate,” 28 Electron Device Letters 8, pp. 685-687 (2007).Applicant
- Davis, R.F. et al., “Lateral epitaxial overgrowth of and defect reduction in GaN thin films,” 1998 IEEE Lasers and Electro-Optics Society Annual Meeting,pp. 360-361.Applicant
- de Boeck et al., “The fabrication on a novel composite GaAs/SiO2 nucleation layer on silicon for heteroepitaxial overgrowth by molecular beam epitaxy,” Mat. Sci. and Engineering, B9 (1991), pp. 137-141.Applicant
- Donaton et al., “Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure,” 2006 IEDM, pp. 465-468.Applicant
- Dong-Ho Kim et al., “GaN nano epitaxial lateral overgrowth on holographically patterned substrates,” 2003 International Symposium on Compound Semiconductors, pp. 27-28.Applicant
- Fang et al., “Electrically pumped hybrid AlGaInAs-silicon evanescent laser,” 14 Optics Express 20, pp. 9203-9210 (2006).Applicant
- Feltin, E. et al., “Epitaxial lateral overgrowth of GaN on Si (111),” Journal of Applied Physics, v 93, n 1, Jan. 1, 2003, p. 182-5.Applicant
- Feng et al., “Integration of Germanium-on-Insulator and Silicon MOSFETs on a Silicon Substrate,” 27 Electron Device Letters 11, pp. 911-913 (2006).Applicant
- Fiorenza et al., “Film Thickness Constraints for Manufacturable Strained Silicon CMOS,” 19 Semiconductor Sci. Technol., pp. L4 (2004).Applicant
- Fischer et al., “Elastic stress relaxation in SiGe epilayers on patterned Si substrates,” 75 Journal of Applied Physics 1, pp. 657-659 (1994).Applicant
- Fischer et al., “State of stress and critical thickness of Strained small-area SiGe layers,” Phys. Stat. Sol. (a) 171, pp. 475-485 (1999).Applicant
- Fitzgerald et al., “Elimination of Dislocations in Heteroepitaxial MBE and RTCVD GexSi1−x Grown on Patterned Si Substrates,” Journal of Electronic Materials, vol. 19, No. 9 (1990), pp. 949-955.Applicant
- Fitzgerald et al., “Epitaxial Necking in GaAs Grown on Pre-patterned Si Substrates,” Journal of Electronic Materials, vol. 20, No. 10 (1991), pp. 839-853.Applicant
- Fitzgerald et al., “Nucleation Mechanisms and the Elimination of Misfit Dislocations at Mismatched Interfaces by Reduction in Growth Area,” J. Applied Phys., vol. 65, No. 6, (Mar. 15, 1989), pp. 2220-2237.Applicant
- Fitzgerald, “The Effect of Substrate Growth Area on Misfit and Threading Dislocation Densities in Mismatched Heterostructures,” J. Vac. Sci. Technol., vol. 7, No. 4 (Jul./Aug. 1989), pp. 782-788.Applicant
- Fitzgerald et al., “Structure and recombination in InGaAs/GaAs heterostructures,” 63 Journal of Applied Physics 3, pp. 693-703 (1988).Applicant
- Fitzgerald et al., “Totally relaxed GexSi1−x layers with low threading dislocation densities grown on Si Substrates,” 59 Applied Physics Letters 7, pp. 811-813 (1991).Applicant
- Gallagher et al., “Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip,” 50 IBM J. Research & Dev. 1 (2006).Applicant
- Gallas et al, “Influence of Doping on Facet Formation at the SiO2/Si Interface,” Surface Sci. 440, pp. 41-48 (1999).Applicant
- Geppert, L., “Quantum transistors: toward nanoelectronics,” IEEE Spectrum, pp. 46-51 (Sep. 2000).Applicant
- Gibbon et al., “Selective-area low-pressure MOCVD of GaInAsP and related materials on planar InP substrates” Semicond Sci Tech. 8, pp. 998-1010 (1993).Applicant
- Glew et al., “New DFB grating structure using dopant-induced refractive index step,” J. Crystal Growth 261 (2004) pp. 349-354.Applicant
- Groenert et al., “Monolithic integration of room-temperature cw GaAs/AlGaAs lasers on Si substrates via relaxed graded GeSi buffer layers,” 93 J. Appl. Phys. 362 (2003).Applicant
- Gustafsson et al., “Cathodoluminescence from relaxed GexSi1−x grown by heteroepitaxial lateral overgrowth,” J. Crystal Growth 141 (1994), pp. 363-370.Applicant
- Gould et al., “Magnetic resonant tunneling diodes as voltage-controlled spin selectors,” 241 Phys. Stat. Sol. (B) 3, pp. 700-703 (2004).Applicant
- Gustafsson et al., “Investigations of high quality GexSi1−x grown by heteroepitaxial lateral overgrowth using cathodoluminescence,” Inst. Phys. Conf. Ser. No. 134: Section 11, pp. 675-678 (1993).Applicant
- Hayafuji et al., Jap. J. Appl. Phys. 29, pp. 2371 (1990).Applicant
- Hersee, et al., “The Controlled Growth of GaN Nanowires,” Nano Letters, vol. 6, No. 8 (2006), pp. 1808-1811.Applicant
- Hiramatsu, K. et al., “Fabrication and characterization of low defect density GaN using facet-controlled epitaxial lateral overgrowth (FACELO),” Journal of Crystal Growth, v 221, Dec. 2000, pp. 316-326.Applicant
- Hollander et al., “Strain and Misfit Dislocation Density in Finite Lateral Size Si1−x Gex Films Grown by Sective Epitaxy,” Thin Solid Films, vol. 292, (1997) pp. 213-217.Applicant
- Hu et al., “Growth of Well-Aligned Carbon Nanotube arrays on Silicon Substrates using Porous Alumina Film as a Nanotemplate,” 79 App. Physics Letters 19 (2001).Applicant
- Huang et al., “Electron and Hole Mobility Enhancement in Strained SOI by Wafer Bonding,” 49 IEEE Trans. on Electron Devices 9, pp. 1566-1570 (2002).Applicant
- International Technology Roadmap for Semiconductors—Front End Processes, pp. 1-62 (2005).Applicant
- IPRP for International Application No. PCT/US2006/029247, mailed Feb. 7, 2008.Applicant
- IPRP for International Application No. PCT/US2006/033859, mailed Mar. 20, 2008.Applicant
- International Preliminary Report on Patentability for International Application No. PCT/US2006/019152, dated Nov. 20, 2007.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US2006/033859, dated Sep. 12, 2007 (22 pages).Applicant
- International Search Report and Written Opinion for International Application PCT/US2007/007373, dated Oct. 5, 2007.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US2007/020181, dated Jan. 25, 2008.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US07/020777, mailed Feb. 8, 2008.Applicant
- International Search Report and Written Opinion for Patent Application No. PCT/US2006/019152, dated Oct. 19, 2006.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US2007/019568, mailed Feb. 6, 2008.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US07/022392, mailed Apr. 11, 2008.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US07/021023, mailed Jun. 6, 2008.Applicant
- Ipri, A.C. et al., “Mono/Poly technology for fabricating low-capacitance CMOS integrated circuits,” IEEE Transactions on Electron Devices, vol. 35, No. 8, pp. 1382-1383, Aug. 1988.Applicant
- Ishitani et al., “Facet Formation in Selective Silicon Epitaxial Growth,” 24 Jap. J. Appl. Phys. 10, pp. 1267-1269 (1985).Applicant
- Ismail et al., “High-quality GaAs on sawtooth-patterned Si substrates,” 59 Applied Physics Letters 19, pp. 2418-2420 (1991).Applicant
- Jain et al., “Stresses in strained GeSi stripes and quantum structures: calculation using the finite element method and determination using micro-Raman and other measurements,” Thin Solid Films 292 (1997) pp. 218-226.Applicant
- Jing Wang et al., “Fabrication of patterned sapphire substrate by wet chemical etching for maskless lateral overgrowth of GaN,” Journal of the Electrochemical Society, v. 153, n. 3, Mar. 2006, p. C182-5.Applicant
- Ju, W. et al. , “Epitaxial lateral overgrowth of gallium nitride on silicon substrate,” Journal of Crystal Growth, v. 263, Mar. 1, 2004, p. 30-4.Applicant
- Kamiyama, S. et al., “UV laser diode with 350.9-nm-lasing wavelength grown by hetero-epitaxial-lateral overgrowth technology,” IEEE Journal of Selected Topics in Quantum Electronics, vol. 11, No. 5, pp. 1069-1073, Sep.-Oct. 2005.Applicant
- Kamiyama, S. et al., “UV light-emitting diode fabricated on hetero-ELO-grown Al0.22Ga0.78N with low dislocation density,” Physica Status Solidi A, v 192, n 2, Aug. 2002, pp. 296-300.Applicant
- Kazi et al., “Realization of GaAs/AlGaAs Lasers on Si Substrates Using Epitaxial Lateral Overgrowth by Metalorganic Chemical Vapor Deposition,” Jpn. J. Appl. Physics, vol. 40 (2001), pp. 4903-4906.Applicant
- Kidoguchi, I. et al., “Air-bridged lateral epitaxial overgrowth of GaN thin films,” Applied Physics Letters, v 76, n 25, Jun. 19, 2000, p. 3768-70.Applicant
- Kimura et al., “Vibronic Fine Structure Found in the Blue Luminescence from Silicon Nanocolloids,” Jpn. J. Appl. Physics, vol. 38 (1999), pp. 609-612.Applicant
- Klapper, “Generation and Propagation of Dislocations During Crystal Growth,” Mat. Chem. and Phys. 66, pp. 101-109 (2000).Applicant
- Knall et al., Threading Dislocations in GaAs Grown with Free Sidewalls on Si mesas, J Vac. Sci. Technol. B, vol. 12, No. 6, (Nov./Dec. 1994) pp. 3069-3074.Applicant
- Krost et al., “GaN-based Optoelectronics on Silicon Substrates,” Materials Science & Engineering, B93 (2002) pp. 77-84.Applicant
- Kushida, K. et al., “Epitaxial growth of PbTiO3 films on SrTiO3 by RF magnetron sputtering,” IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, vol. 38, No. 6, pp. 656-662, Nov. 1991.Applicant
- Kwok K Ng, Complete Guide to Semiconductor Devices, 2nd ed., Chapter 18 (2002).Applicant
- Langdo, “Selective SiGe Nanostructures,” Ph.D. Thesis, Massachusetts Institute of Technology (2001).Applicant
- Langdo et al., “High Quality Ge on Si by Epitaxial Necking,” Applied Physics Letters, vol. 76, No. 25 (Jun. 19, 2000), pp. 3700-3702.Applicant
- Lee et al., “Strained-relieved, Dislocation-free InxGa1-xAs/GaAs(001) Heterostructure by Nanoscale-patterned Growth,” Applied Physics Letters, vol. 85, No. 18 (Nov. 1, 2004), pp. 4181-4183.Applicant
- Lee, S.C. et al., “Growth of GaN on a nanoscale periodic faceted Si substrate by metal organic vapor phase epitaxy,” 2003 International Symposium on Compound Semiconductors: Post-Conference Proceedings, pp. 15- 21.Applicant
- Li et al, “Heteropitaxy of High-quality Ge on Si by Nanoscale Ge seeds Grown through a Thin Layer of SiO2,” Applied Physics Letters, vol. 85, No. 11 (Sep. 13, 2004), pp. 1928-1930.Applicant
- Li et al., “Morphological Evolution and Strain Relaxation of Ge Islands Grown on Chemically Oxidized Si(100) by Molecular-beam Epitaxy,” Journal of Applied Physics, vol. 98, (2005), pp. 073504-1-073504-8.Applicant
- Li et al., Defect Reduction of GaAs Epitaxy on Si (001) Using Selective Aspect Ratio Trapping, 91 Applied Physics Letters 021114-1-021114-3 (2007).Applicant
- Li et al., “Selective Growth of Ge on Si(100) through vias of SiO2 Nanotemplate Using Solid Source Molecular Beam Epitaxy,” Applied Physics Letters, vol. 83, No. 24 (Dec. 15, 2003), pp. 5032-5034.Applicant
- Liang et al., “Critical Thickness Enhancement of Epitaxial SiGe films Grown on Small Structures,” Journal of Applied Physics, vol. 97, (2005) pp. 043519-1-043519-7.Applicant
- Lim et al., “Facet Evolution in Selective Epitaxial Growth of Si by cold-wall ultrahigh vacuum chemical vapor deposition,” J. Vac. Sci. Tech. B 22(2), p. 682 (2004).Applicant
- Liu et al., “High Quality Single-crystal Ge on Insulator by Liquid-phase Epitaxy on Si Substrates,” Applied Physics Letters, vol. 84, No. 14, (Apr. 4, 2004) pp. 2563-2565.Applicant
- Liu et al., “Rapid Melt Growth of Germanium Crystals with Self-Aligned Microcrucibles on Si Substrates,” Journal of the Electrochemical Society, vol. 152, No. 8, (2005) G688-G693.Applicant
- Loo et al., “Successful Selective Epitaxial Si1-x Gex Deposition Process for HBT-BiCMOS and high Mobility Heterojunction pMOS Applications,” 150 J. Electrochem. Soc'y 10, pp. G638-G647 (2003).Applicant
- Lourdudoss, S. et al., “Semi-insulating epitaxial layers for optoelectronic devices,” 2000 IEEE International Semiconducting and Insulating Materials Conference, pp. 171-178, 2000.Applicant
- Luan et al., “High-quality Ge Epilayers on Si with Low Threading-dislocation Densities,” Applied Phsics Letters, vol. 75, No. 19, (Nov. 8, 1999) pp. 2909-2911.Applicant
- Luan, “Ge Photodectors for Si Microphotonics,” Ph.D. Thesis, Massachusetts Institute of Technology, Feb. 2001.Applicant
- Lubnow et al., “Effect of III/V-Compound Epitaxy on Si Metal-Oxide-Semiconductor Circuits,” Jpn. J. Applied Phys., vol. 33 (1994) pp. 3628-3634.Applicant
- Luryi et al., “New Approach to the High Quality Epitaxial Growth of Latticed-mismatch Materials,” Appl. Phys. Lett., vol. 49, No. 3, (Jul. 21, 1986) 140-142.Applicant
- Martinez et al., “Characterization of GaAs Conformal Layers Grown by Hydride Vapour Phase Epitaxy on Si Substrates by Microphotoluminescence Cathodoluminescence and microRaman,” Journal of Crystal Growth, vol. 210 (2000) pp. 198-202.Applicant
- Matsunaga et al., “A New Way to Achieve Dislocation-free Heteroepitaxial Growth by Molecular Beam Epitaxy: Vertical Microchannel Epitaxy,” Journal of Crystal Growth, 237-239 (2002) pp. 1460-1465.Applicant
- Matthews et al., “Defects in Epitaxial Multilayers—Misfit Dislocations,” J. Crystal Growth 27, pp. 118-125(1974).Applicant
- Monroy et al., “High UV/visible contrast photodiodes based on epitaxial lateral overgrown GaN layers,” Electronics Letters, vol. 35, No. 17, pp. 1488-1489, Aug. 19, 1999.Applicant
- Nakano, K. et al., “Epitaxial lateral overgrowth of AIN layers on patterned sapphire substrates,” Source: Physica Status Solidi A, v 203, n 7, May 2006, pp. 1632-1635.Applicant
- Nam et al., “Lateral Epitaxy of Low Defect Density GaN Layers via Organometallic Vapor Phase Epitaxy,” Appl. Phys. Letters, vol. 71, No. 18, (Nov. 3, 1997) pp. 2638-2640.Applicant
- Naoi et al, “Epitaxial Lateral Overgrowth of GaN on Selected-area Si(111) Substrate with Nitrided Si Mask,” Journal of Crystal Growth, vol. 248, (2003) pp. 573-577.Applicant
- Naritsuka et al., “InP Layer Grown on (001) Silicon Substrate by Epitaxial Lateral Overgrowth,” Jpn. J. Appl. Physics, vol. 34 (1995), pp. L1432-L1435.Applicant
- Naritsuka et al., “Vertical Cavity Surface Emitting Laser Fabricated on GaAs Laterally Grown on Si Substrate,” Electrochemical Soc'y Proc. vol. 97-21, pp. 86-90.Applicant
- Neudeck et al., “Novel silicon epitaxy for advanced MOSFET devices,” 2000 IEDM Technical Digest, pp. 169-172.Applicant
- Neumann et a., “Growth of III-V resonant tunneling diode on Si Substrate with LP-MOVPE,” J. of Crystal Growth 248, pp. 380-383 (2003).Applicant
- Norman, A.G. et al., “Characterization of MOCVD lateral epitaxial overgrown III-V semiconductor layers on GaAs substrates,” 2003 International Symposium onCompound Semiconductors, pp. 45-46.Applicant
- International Search Report and Written Opinion for Patent Application No. PCT/US2006/029247, dated May 7, 2007.Applicant
- Parillaud et al, “High Quality InP on Si by Conformal Growth,” Appl. Phys. Lett., vol. 68, No. 19 (May 6, 1996) pp. 2654-2656.Applicant
- Park et al., “Defect Reduction and Its Mechanism of Selective Ge Epitaxy in Trenches on Si(001) Substrates Using Aspect Ratio Trapping,” Mat. Res. Soc'y Symp. Proc., vol. 994 (2007).Applicant
- Park et al., “Growth of Ge Thick Layers on Si(001) Substrates Using Reduced Pressure Chemical Vapor Deposition,” 45 Japanese J. Applied Physics 11, pp. 8581-8585 (2006).Applicant
- Park et al., “Defect Reduction of Selective Ge Epitaxy in Trenches on Si(001) Substrates using Aspect Ratio Trapping,” 90 Appl. Physics Letters (2007).Applicant
- Pidin et al., “MOSFET Current Drive Optimization Using Silicon Nitride Capping Layer for 65-nm Technology Node,” 2004 Symp. on VLSI Technology, Dig. Tech. Papers, pp. 54-55.Applicant
- Piffault, N. et al., “Assessment of the strain of InP films on Si obtained by HVPE conformal growth,” Sixth International Conference on Indium Phosphide and Related Materials, Conference Proceedings.,pp. 155-158, Mar. 27-31, 1994.Applicant
- Pribat et al., “High Quality GaAs on Si by Conformal Growth,” Appl. Phys. Lett., vol. 60, No. 17 (Apr. 27, 1992) pp. 2144-2146.Applicant
- Prost, W., ed. QUDOS Technical Report 2002-2004.Applicant
- Reed et al., “Realization of a three-terminal resonant tunneling device: the bipolar quantum resonant tunneling transistor,” 54 Appl. Phys. Letters 11, pp. 1034 (1989).Applicant
- Ren, D. et al., “Low-dislocation-density, nonplanar GaN templates for buried heterostructure lasers grown by lateral epitaxial overgrowth,” Applied Physics Letters, v 86, Mar. 14, 2005, 111901-1-111901-3.Applicant
- Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs,” 1995 IEDM, pp. 517-520.Applicant
- Rim et al., “Fabrication and mobility characteristics of ultra-thin strained Si Directly on Insulator (SSDOI) MOSFETs,” 2003 IEDM Tech. Dig., pp. 49-52.Applicant
- Ringel et al., “Single-junction InGaP/GaAs Solar Cells Grown on Si Substrates with SiGe Buffer Layers,” Prog. Photovolt.: Res. & Appl. 2002; 10:417-426.Applicant
- Rosenblad et al., “A Plasma Process for Ultrafast Deposition of SiGe Graded Buffer Layers,” 76 Applied Physics Letters 4, pp. 427-429 (2000).Applicant
- Sakai, “Defect Structure in Selectively Grown GaN films with low threading dislocation density,” Appl. Physics Letters 71(16), pp. 2259-2261 (1997).Applicant
- Sakai, “Transmission electron microscopy of defects in GaN films formed by epitaxial lateral overgrowth,” 73 App. Physics Letters 4, pp. 481-483 (1998).Applicant
- Sakawa et al., “Effect of Si Doping on Epitaxial Lateral Overgrowth of GaAs on GaAs-Coated Si Substrate,” Jpn. J. Appl. Physics, vol. 31 (1992), pp. L359-L361.Applicant
- Sangwoo Pae et al., “Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth,” IEEE Electron Device Letters, vol. 20, No. 5, pp. 194-196, May 1999.Applicant
- Schaub, J.D. et al., “Resonant-cavity-enhanced high-speed Si photodiode grown by epitaxial lateral overgrowth,” IEEE Photonics Technology Letters, vol. 11, No. 12, pp. 1647-1649, Dec. 1999.Applicant
- Seabaugh et al., “Promise of Tunnel Diode Integrated Circuits,” Tunnel Diode and CMOS/HBT Integration Workshop, Dec. 9, 1999, Naval Research Laboratory.Applicant
- Shahidi, G. et al., “Fabrication of CMOS on ultrathin SOI obtained by epitaxial lateral overgrowth and chemical-mechanical polishing,” 1990 IEDM Technical Digest., pp. 587-590.Applicant
- Shichijo et al., “Co-Integration of GaAs MESFET & Si CMOS Circuits,” 9 Elec. Device Letters 9 (1988).Applicant
- Siekkinen, J.W. et al., “Selective epitaxial growth silicon bipolar transistors for material characterization,” IEEE Transactions on Electron Devices, vol. 35, No. 10, pp. 1640-1644, Oct. 1988.Applicant
- Su et al., “Catalytic Growth of Group III-nitride Nanowires and Nanostructures by Metalorganic Chemical Vapor Deposition,” Applied Physics Letters, vol. 86 (2005) pp. 013105-1-013105-3.Applicant
- Sun, Y. et al., “Temporally resolved growth of InP in the openings off-oriented from [110] direction,” 2000 International Conference on Indium Phosphide and Related Materials, Conference Proceedings, pp. 227-230.Applicant
- Sun, Y.T. et al., “InGaAsP multi-quantum wells at 1.5 μm wavelength grown on indium phosphide templates on silicon,” 2003 International Conference on Indium Phosphide and Related Materials,pp. 277-280.Applicant
- Sun, Y.T.; Lourdudoss, S., “Sulfur doped indium phosphide on silicon substrate grown by epitaxial lateral overgrowth,” 2004 International Conference on Indium Phosphide and Related Materials, pp. 334-337.Applicant
- Sun, Y.T.; Napierala, J.; Lourdudoss, S., “Selective area growth of InP on InP precoated silicon substrate by hydride vapor phase epitaxy,” 2002 International Conference on Indium Phosphide and Related Materials Conference, pp. 339-342.Applicant
- Sun et al., “Thermal strain in Indium Phosphide on silicon obtained by Epitaxial Lateral Overgrowth,” 94 J. of Applied Physics 4, pp. 2746-2748 (2003).Applicant
- Suryanarayanan, G. et al., “Microstructure of lateral epitaxial overgrown InAs on (100) GaAs substrates,” Applied Physics Letters, v 83, n 10, Sep. 8, 2003, p. 1977-9.Applicant
- Su et al., “New planar self-aligned double-gate fully-depleted P-MOSFETs using epitaxial lateral overgrowth (ELO) and selectively grown source/drain (S/D),” 2000 IEEE International SOI Conference, pp. 110-111.Applicant
- Takasuka et al., “InGaAs/AlGaAs Quantum Wire DFB Buried HeteroStructure Laser Diode by One-Time Selective MOCVD on Ridge Substrate,” 44 Jap. J. App. Phys: 4B (2005) pp. 2546-2548.Applicant
- Takasuka et al., “AlGaAs/InGaAs DFB Laser by One-Time Selective MOCVD Growth on a Grating Substrate,” 43 Jap. J. App. Phys. 4B (2004) pp. 2019-2022.Applicant
- Tamura et al., “Heteroepitaxy on high-quality GaAs on Si for Optical Interconnections on Si Chip,” Proceedings of the SPIE, vol. 2400, pp. 128-139 (1995).Applicant
- Tamura et al., “Threading Dislocations in GaAs on Pre-patterned Si and in Post-patterned GaAs on Si,” Journal of Crystal Growth, vol. 147, (1995) pp. 264-273.Applicant
- Tanaka et al., “Structural Characterization of GaN Laterally Overgrown on a (111) Si Substrate,” Applied Physics Letters, vol. 79, No. 7 (Aug. 13, 2001) pp. 955-957.Applicant
- Thean et al., “Uniaxial-Biaxial Hybridization for Super-Critical Strained-Si Directly on Insulator (SC-SSOI) PMOS with Different Channel Orientations,” IEEE, pp. 1-4 (2005).Applicant
- Thompson et al., “A Logic Nanotechnology Featuring Strained-Silicon,” 25 IEEE Electron Device Letters 4, pp. 191-193 (2004).Applicant
- Tomiya, S. et al.., “Dislocation related issues in the degradation of GaN-based laser diodes,” IEEE Journal of Selected Topics in Quantum Electronics, vol. 10, No. 6, pp. 1277-1286, Nov.-Dec. 2004.Applicant
- Tran et al., “Growth and Characterization of InP on Silicon by MOCVD,” Journal of Crystal Growth, vol. 121, (1992) pp. 365-372.Applicant
- Tsang, W. et al., “The heteroepitaxial ridge-overgrown distributed feedback laser,” IEEE Journal of Quantum Electronics, vol. QE-21, No. 6, pp. 519-526, Jun. 1985.Applicant
- Tsaur, B.-Y. et al., “Low-dislocation-density GaAs epilayers grown on Ge-coated Si substrates by means of lateral epitaxial overgrowth,”Applied Physics Letters, v 41, n 4, Aug. 15, 1982, 347-9.Applicant
- Tseng et al., “Effects of Isolation Materials on Facet Formation for Silicon Selective Epitaxial Growth,” 71 Appl. Phys. Letters 16, pp. 2328 (1997).Applicant
- Tsuji et al., “Selective Epitaxial Growth of GaAs on Si with Strained Sort-period Superlattices by Molecular Beam Epitaxy under Atomic Hydrogen Irradiation,” J. Vac. Sci. Technol. B., vol. 22, No. 3, (May/Jun. 2004) pp. 1428-1431.Applicant
- Usuda et al., “Strain relaxation of strained-Si layers on SiGe-on-insulator (SGOT) structures after mesa isolation,” Applied Surface Sci. 224, pp. 113-116 (2004).Applicant
- Usui et al., “Thick GaN Epitaxial Growth with Low Dislocation Density by Hydride Vapor Phase Epitazy,” 36 Jap. J. of Applied Physics, pp. L899-L902 (1997).Applicant
- Vanamu et al., “Epitaxial Growth of High-quality Ge Films on Nanostructured Silicon Substrates,” Applied Physics Letters, vol. 88, (2006) pp. 204104-1-204104-3.Applicant
- Vanamu et al., “Growth of High Quality Ge/Si1-xGex on Nano-scale Patterned Si Structures,” J. Vac. Sci. Techn. B, vol. 23, No. 4, (Jul./Aug. 2005) pp. 1622-1629.Applicant
- Vanamu et al., “Heteroepitaxial Growth on Microscale Patterned Silicon Structures,” Journal of Crystal Growth, vol. 280, (2005) pp. 66-74.Applicant
- Vanamu et al., “Improving Ge/SixGe1-x Film Quality through Growth onto Patterned Silicon Substrates,” Advances in Electronics Manufacturing Technology, V-EMT 1:25 (Nov. 8, 2004), pp. 1-4.Applicant
- Vescan et al., “Lateral confinement by low pressure chemical vapor deposition-based selective epitaxial growth of Si1-xGex/Si nanostructures,” 81 J. of Applied Physics 10, pp. 6709-6715 (1997).Applicant
- Vetury et al., “First Demonstration of AlGaN/GaN Heterostructure Field Effect Transistor on GaN grown by lateral epitaxial overgrowth (ELO),” Inst. Phys. Conf. Ser. No. 162: Ch. 5, pp. 177-183.Applicant
- Wernersson et al., “InAs Epitaxial Lateral growth of W Marks,” Journal of Crystal Growth, vol. 280 (2005) pp. 81-86.Applicant
- Wuu, D.S. et al., “Defect reduction and efficiency improvement of near-ultraviolet emitters via laterally overgrown GaN on a GaN/patterned sapphire template,” Applied Physics Letters, v 89, n 16, Oct. 16, 2006, pp. 161105-1-161105-3.Applicant
- Xie et al., “From Porous Si to Patterned Si Substrate: Can Misfit Strain Energy in a Continuous Heteroepitaxial Film Be Reduced?” J Va. Sci. Technol. B, vol. 8, No. 2, (Mar./Apr. 1990) pp. 227-231.Applicant
- Xu et al., “Spin-filter devices based on resonant tunneling antisymmetrical magnetic semiconductor hybrid structures,” 84 App. Phys. Letters 11, pp. 1955-1957 (2004).Applicant
- Yamaguchi et al., “GaAs Solar Cells Grown on Si Substrates for Space Use,” Prog. Photovolt.: Res. Appl. 2001; 9:191-201.Applicant
- Yamaguchi et al., “Defect Reduction Effects in GaAs on Si Substrates by Thermal Annealing,” Appl. Phys. Letters 53(23), pp. 2293 (1988).Applicant
- Yamaguchi et al., “Super-high-efficiency Multi-junction Solar Cells,” Prog. Photovolt.: Res. Appl. 2005; 13:125-132.Applicant
- Yamaguchi et al., “Analysis for Dislocation Density Reduction in Selective Area Grown GaAs Films on Si Substrates,” Appl. Phys. Lett. vol. 56, No. 1, (Jan. 1, 1990) pp. 27-29.Applicant
- Yamamoto et al., “Optimization of InP/Si Heteroepitaxial Growth Conditions Using Organometallic Vapor Phase Epitaxy,” Journal of Crystal Growth, vol. 96, (1989) pp. 369-377.Applicant
- Yang et al., “High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientations,” 2003 IEDM Tech. Dig., pp. 453-456.Applicant
- Yang et al., “Selective Area Deposited Blue GaN-InGaN Multiple-quantum Well Light Emitting Diodes over Silicon Substrates,” Applied Physics Letter, vol. 76, No. 3, (Jan. 17, 2000) pp. 273-275.Applicant
- Yin et al., “Ultrathin Strained-SOI by Stress Balance on Compliant Substrates and FET Performance,” 52 IEEE Trans. on Electron Devices 10, pp. 2207-2214 (2005).Applicant
- Dong et al., “Selective area growth of InP through narrow openings by MOCVD and its application to InP HBT,” 2003 International Conference on Indium Phosphide and Related Materials,pp. 389-392.Applicant
- Yoon et al., “Selective Growth of Ge Islands on Noanometer-scale Patterned SiO2/Si Substrate by Molecular Beam Epitaxy,” Applied Physics Letters, vol. 89 (2006) pp. 063107-1-063107-3.Applicant
- Zamir et al., “Thermal Microcrack Distribution Control in GaN Layers on Si Substrates by Lateral Confined Epitaxy,” Applied Physics Letters, vol. 78, No. 3, (Jan. 15, 2001) pp. 288-290.Applicant
- Zang, K.Y. et al., “Nanoscale lateral epitaxial overgrowth of GaN on Si (111),” Applied Physics Letters, v 87, Nov. 7, 2005, p. 193106-1-193106-3.Applicant
- Zang, K.Y. et al., “Nanoheteroepitaxial lateral overgrowth of GaN on nanoporous Si(111),” Applied Physics Letters, v 88, n 14, Apr. 3, 2006, p. 141925.Applicant
- Zela et al., “Single-crystalline Ge Grown Epitaxially on Oxidized and Reduced Ge/Si (100) Islands,” Journal of Crystal Growth, vol. 263 (2004) pp. 90-93.Applicant
- Zhang et al., “Removal of Threading Dislocations from Patterned Heteroepitaxial Semiconductors by Glide to Sidewalls,” Journal of Electronic Materials, vol. 27, No. 11, (1998) pp. 1248-1253.Applicant
- Zhang et al., “Strain Status of Self-assembled InAs Quantum Dots,” Applied Physics Letters, vol. 77, No. 9, (Aug. 28, 2000) pp. 1295-1297.Applicant
- Zheleva, T.S.; Ok-Hyun Nam; Ashmawi, W.M.; Griffin, J.D.; Davis, R.F., “Lateral epitaxy and dislocation density reduction in selectively grown GaN structures,” Journal of Crystal Growth, v 222, n 4, Feb. 2001, p. 706-18.Applicant
- Zubia et al., “Initial Nanoheteroepitaxial Growth of GaAs on Si(100) by OMVPE.” Journal of Electronic Materials, vol. 30, No. 7, (2001) pp. 812-816.Applicant
- “Communication pursuant to Article 94(3) EPC,” Application No. 06 770 525.1-2203, Applicant: Taiwan Semiconductor Company, Ltd., Feb. 17, 2011, 4 pages.Applicant
- Ames, “Intel Says More Efficient Chips are Coming,” PC World, available at: http://www.pcworld.com/printable/article/id,126044/printable.html (Jun. 12, 2006); 4 pages.Applicant
- Asaoka, et al., “Observation of 1 f x/noise of GaInP/GaAs triple barrier resonant tunneling diodes, ” AIP Conf. Proc., vol. 780, Issue 1, 2005 pp. 492-495.Applicant
- Belyaev, et al., “Resonance and current instabilities in AIN/GaN resonant tunneling diodes,” 21 Physica E 2-4, 2004, pp. 752-755.Applicant
- Berg, J., “Electrical Characterization of Silicon Nanogaps,” Doktorsavhandlingar vid Chalmers Tekniska Hagskola, 2005, No. 2355, 2 pages.Applicant
- Bogumilowicz et al., “Chemical Vapour Etching of Si, SiGe and Ge with HCL: Applications to the Formation of Thin Relaxed SiGe Buffers and to the Revelation of Threading Dislocations,” 20 Semicond. Sci. Tech. 2005, pp. 127-134.Applicant
- Burenkov et al., “Corner Effect in Double and Triple Gate FinFET5 ”European solid-state device research, 33rd Conference on Essderc '03 Sep. 16-18, 2003, Piscataway, NJ, USA, IEEE, vol. 16, pp. 135-138, XPo10676716.Applicant
- Calado, et al., “Modeling of a resonant tunneling diode optical modulator,” University of Algarve, Department of Electronics and Electrical Engineering, 2005, pp. 96-99.Applicant
- Campo et al., “Comparison of Etching Processes of Silicon and Germanium in SF6-O2 Radio-Frequency Plasma,” 13 Journal of Vac. Sci. Tech., B-2, 1995, pp. 235-241.Applicant
- Chang et al. “3-D simulation of strained Si/SiGe heterojunction FinFETs” Semiconductor Device Research Symposium, Dec. 10-12, 2003, pp. 176-177.Applicant
- Chengrong, et al., “DBRTD with a high PVCR and a peak current density at room temperature,” Chinese Journal of Semiconductors vol. 26, No. 10, Oct. 2005, pp. 1871-1874.Applicant
- Choi, et al., “Low-voltage low-power K-band balanced RTD-based MMIC VCO,” 2006 IEEE, Department of EECS, Korea Advanced Institute of Science and Technology, 2006, pp. 743-746.Applicant
- Dong, Y., et al, “Selective area growth of InP through narrow openings by MOCVD and its application to InP HBT,” 2003 International Conference on Indium Phosphide and Related Materials, May 12-16, 2003, pp. 389-392.Applicant
- European Patent Office, Extended European Search Report and Search Opinion dated Jan. 26, 2011 in EP Patent Application No. 10003084.0-2203 (9 pages).Applicant
- European Search Report issued by the European Patent Office on Dec. 15, 2010 in European Patent Application No. 10002884.4 (10 pages).Applicant
- Golka, et al., “Negative differential resistance in dislocation-free GaN/AlGan double-barrier diodes grown on bulk GaN,” 88 Applied Physics Letters 17, Apr. 2006, pp. 172106-1-172106-3.Applicant
- Goodnick, S.M., “Radiation Physics and Reliability Issues in III-V Compound Semiconductor Nanoscale Heterostructure Devices,” Final Technical Report, Arizona State Univ. Dept. Electrical & Computer Eng, 80 pages, 1996-1999.Applicant
- Gruber, et al., “Semimagnetic Resonant Tunneling Diodes for Electron Spin Manipulation,” Nanostructures: Physics & Technology, 8th International Symposium, 2000, pp. 483-486.Applicant
- Hammerschmidt, “Intel to Use Trigate Transistors from 2009 on,” EETimes Online, available at: http://www.eetimes.com/showArticle.jhtml?articleID=189400035 (Jun. 12, 2006). 1 page.Applicant
- Hasegawa, et al., “Sensing Terahertz Signals with III-V Quantum Nanostructures,” Quantum Sensing: Evolution and Revolution from Past to Future, SPIE 2003, pp. 96-105.Applicant
- Hydrick et al., “Chemical Mechanical Polishing of Epitaxial Germanium on SiO2-patterned Si(001) Substrates,” ECS Transactions, 16 (10), 2008, (pp. 237-248).Applicant
- Intel Press Release, “Intel's Tri-Gate Transistor to Enable Next Era in Energy-Efficient Performance,” Intel Corporation (Jun. 12, 2006). 2 pages.Applicant
- Intel to Develop Tri-Gate Transistors Based Processors, available at: http://news.techwhack.com/3822/tri-gate-transistors/ (Jun. 13, 2006) 6 pages.Applicant
- International Preliminary Report on Patentability for International Application No. PCT/US2007/022392 mailed Apr. 30, 2009, 14 pages.Applicant
- International Search Report and Written Opinion for International Application No. PCT/US2008/068377, mailed Jul. 6, 2009, 19 pages.Applicant
- International Search Report for International Application No. PCT/US2006/019152, mailed May 17, 2005. 11 pages.Applicant
- Ishibashi, et al., “3rd Topical Workshop on Heterostructure Microelectronics for Information Systems Applications,” Aug.-Sep. 1998, 115 pages.Applicant
- Jeong, et al., “Performance improvement of InP-based differential HBT VCO using the resonant tunneling diode,” 2006 International Conf. on Indium Phosphide and Related Mat. Conf. Proc., pp. 42-45.Applicant
- Kamins et al., “Kinetics of Selective Epitaxial Depostion of Si1-xGex,” Hewlett-Packard Company, Palo Alto, CA, Appl. Phys. Lett. 61 (6), Aug. 10, 1992 (pp. 669-671).Applicant
- Kawai, et al., “Epitaxial Growth of InN Films and InN Nano-Columns by RF-MBE,” The Institute of Electronics, Information and Communication Engineers, Gilutsu Kenkyu, vol. 13, No. 343(CPM2003 102-1161, 2003, pp. 33-37.Applicant
- Kim et al., “Silicon-Based Field-Induced Band-to-Band Tunneling Effect Transistor,” IEEE Electron Device Letters, No. 25, No. 6, 2004, pp. 439-441.Applicant
- Kollonitsch, et al., “Improved Structure and Performance of the GaAsSb/InP Interface in a Resonant Tunneling Diode,” Journal of Crystal Growth, vol. 287, 2006, pp. 536-540.Applicant
- Krishnamurthy, et al., “I-V characteristics in resonant tunneling devices: Difference Equation Method,” Journal of Applied Physics, vol. 84, Issue 9, Condensed Matter: Electrical and Magnetic Properties (PACS 71-76), 1998, 9 pages.Applicant
- Kusakabe, K. et al., Characterization of Overgrown GaN layers on Nano-Columns Grown by RF-Molecular Beam Epitaxy, Japan, Journal of Applied Physics, Part 2, vol. 40, No. 3A, 2001, pp. L192-L194.Applicant
- Kwok K. Ng, “Resonant-Tunneling Diode,” Complete Guide to Semiconductor Devices, Chapter 10. Nov. 3, 2010, pp. 75-83.Applicant
- Lammers, “Trigate and High-k stack up vs. planar,” EETimes Online, available at: http://www.eetimes.com/showArticle.jhtml?articleID=188703323&pgno=2&printable=true (Jun. 12, 2006). 2 pages.Applicant
- Li et al., “Monolithic Integration of GaAs/InGaAs Lasers on Virtual Ge Substrates via Aspect-Ratio Trapping,” Journal of the Electrochemical Society, vol. 156, No. 7, 2009, pp. H574-H578.Applicant
- Luo et al., Enhancement of (In,Ga)N Light-Emitting Diode Performance by Laser Liftoff and Transfer From Sapphire to Silicon, IEEE Photonics Technology Letters, vol. 14, No. 10, 2002, pp. 1400-1402.Applicant
- Ma, et al., “A small signal equivalent circuit model for resonant tunneling diode,” Chinese Physics Letters, vol. 23, No. 8, Aug. 2006, pp. 2292-2295.Applicant
- Ma, et al., “Fabrication of an AlAs/In0.53/Ga0.47/As/InAs resonant tunneling diode on InP substrate for high-speed circuit applications,” 27 Chinese J. Semiconductors 6, Jun. 2006, pp. 959-962.Applicant
- Maekawa, et al., “High PVCR Si/Si1-x/Gex DW RTD formed with a new triple-layer buffer,” Materials Science in Semiconductor Processing, vol. 8, 2005, pp. 417-421.Applicant
- Maezawa, et al., “Metamorphic resonant tunneling diodes and its application to chaos generator ICs, ”44 Jap. J. Applied Physics, Part 1, No. 7A, Jul. 2005, pp. 4790-4794.Applicant
- Maezawa, et al., “InP-based resonant tunneling diode/HEMT integrated circuits for ultrahigh-speed operation,” IEEE Nagoya University, Institute for Advanced Research, 2006, pp. 252-257.Applicant
- Noborisaka, J., et al., “Catalyst-free growth of GaAs nanowires by selective-area metalorganic vapor-phase epitaxy,” Applied Physics Letters, vol. 86, May 16, 2005, pp. 213102-1-213102-3.Applicant
- Noborisaka, J., et al., “Fabrication and characterization of freestanding GaAs/AlGaAs core-shell nanowires and AlGaAs nanotubes by suing selective-area metalorganic vapor phase epitaxy,” Applied Physics Letters, vol. 87, Aug. 24, 2008, pp. 093109-1-093109-3.Applicant
- Noda, et al., “Current-voltage characteristics in double-barrier resonant tunneling diodes with embedded GaAs quantum rings,” Physica E 32, 2006, pp. 550-553.Applicant
- Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for PCT/US2010/029552, Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., May 26, 2010, 14 pages.Applicant
- Oehrlein et al., “Studies of the Reactive Ion Etching of SiGe Alloys,” J. Vac. Sci. Tech, A9, No. 3, May/Jun. 1991, pp. 768-774.Applicant
- Orihashi, et al., “Experimental and theoretical characteristics of sub-terahertz and terahertz oscillations of resonant tunneling diodes integrated with slot antennas,” 44 Jap. J. Applied Physics, Part 1, No. 11, Nov. 2005, pp. 7809-7815.Applicant
- Park et al., “Fabrication of Low-Defectivity, Compressively Strained Geon Si0.2Ge0.8 Structures Using Aspect Ratio Trapping,” Journal of the Electrochemical Society, vol. 156, No. 4, 2009, pp. H249-H254.Applicant
- Partial International Search Report for International Application No. PCT/US2008/004564 completed Jul. 22, 2009, mailed Oct. 16, 2009, 5 pages.Applicant
- Partial International Search Report for International Application No. PCT/US2008/068377, completed Mar. 19, 2008, mailed Apr. 22, 2008, 3 pages.Applicant
- PCT International Search Report of PCT/US2009/057493, from PCT/ISA/210, mailed Mar. 22, 2010, Applicant: Amberwave System Corporation et al., 2 pages.Applicant
- Prost, et al., “High-speed InP-based resonant tunneling diode on silicon substrate,” Proceedings of the 31st European Solid-State Device Research Conf., 2005, pp. 257-260.Applicant
- Radulovic, et al., “Transient Quantum Drift-Diffusion Modelling of Resonant Tunneling Heterostructure Nanodevices,” Physics of Semiconductors: 27th International Conference on the Physics of Semiconductors—ICPS-27, Jun. 2005 AIP Conf. Proc., pp. 1485-1486.Applicant
- Sass, et al., “Strain in GaP/GaAs and GaAs/GaP resonant tunneling heterostructures,” Journal of Crystal Growth, vol. 248, Feb. 2003, pp. 375-379.Applicant
- Shubert, E.F., “Resonant tunneling diode (RTD) structures,” Rensselear Polytechnic Institute, 2003, pp. 1-14.Applicant
- Sudirgo et al., “Si-Based Resonant Interband Tunnel Diode/CMOS Integrated Memory Circuits,” Rochester Institute of Technology, IEEE, 2006, pp. 109-112.Applicant
- Suhara, et al, “Characterization of argon fast atom beam source and its application to the fabrication of resonant tunneling diodes,” 2005 International Microprocesses and Nanotechnology Conf. Di. of Papers, 2005, pp. 132-133.Applicant
- Sun et al., Electron resonant tunneling through InAs/GaAs quantum dots embedded in a Schottky diode with an AlAs insertion layer, 153 J. Electrochemical Society 153, 2006, pp. G703-G706.Applicant
- Sun et al., “Room-temperature observation of electron resonant tunneling through InAs/AlAs quantum dots,” 9 Electrochemical and Solid-State Letters 5, May 2006, pp. G167-G170.Applicant
- Suzuki, et al., “Mutual injection locking between sub-THz oscillating resonant tunneling diodes,” Japan Science and Technology Agency, IEEE, Joint 30th International Conference on Infrared and Millimeter Waves & 13th International.Applicant
- Thelander, et al., “Heterostructures incorporated in one-dimensional semiconductor materials and devices,” Physics of Semiconductors, vol. 171, 2002, 1 page. Abstract Only.Applicant
- Ting, et al., “Modeling Spin-Dependent Transport in InAS/GaSb/AlSb Resonant Tunneling Structures,” 1 J. Computational Electronics, 2002, pp. 147-151.Applicant
- Tomiya, “Dependency of crystallographic tilt and defect distribution of mask material in epitaxial lateral overgrown GaN layers,” Applied Physics Letters vol. 77, No. 5, pp. 636-638.Applicant
- Tsai, et al., “InP/InGaAs resonant tunneling diode with six-route negative differential resistances,” 13th European Gallium Aresnide and other Compound Semiconductors Application Symp., 2006, pp. 421-423.Applicant
- Walker, et al., “Magnetotunneling spectroscopy of ring-shaped (InGa)As quantum dots: Evidence of excited states with 2pz character,” 32 Physica E 1-2, May 2006, pp. 57-60.Applicant
- Wang et al, “Fabrication of Patterned Sapphire Substrate by Wet Chemical Etching for Maskless Lateral Overgrowth of GaN,” Journal of Electrochemical Society, vol. 153, No. 3, Mar. 2006, pp. C182-C185.Applicant
- Watanabe, et al., “Fluoride resonant tunneling diodes on Si substrates,” IEEE International Semiconductor Device Research Symp. Dec. 2005, pp. 177-178.Applicant
- Williams et al., “Etch Rates for Micromachining Processing—Part II,” Journal of Microelectromechanical Systems, vol. 5, No. 4, Dec. 1996, pp. 256-269.Applicant
- Williams et al., “Etch Rates for Micromachining Processing,” Journal of Microelectromechanical Systems, vol. 4, 1996, pp. 761-778.Applicant
- Wu et al., “Enhancement-mode InP n-channel metal-oxide-semiconductor field-effect-transistor with atomic-layer-deposited Al2O3 dielectrics,” Applied Physics Letters 91, 022108-022110 (2007).Applicant
- Wu et al., Gross-Sectional Scanning/Tunneling Microscopy Investigations of Cleaned III-V Heterostructures, Technical report, Dec. 1996, 7 pages.Applicant
- Wu et al., “Inversion-type enhancement-mode InP MOSFETs with ALD Al2O3, HfAlO nanolaminates as high-k gate dielectrics,” Proceedings of the 65th Device Research Conf., 2007, pp. 49-52.Applicant
- Yanlong, et al., “Monolithically fabricated OEICs using RTD and MSM,” Chinese Journal Semiconductors vol. 27, No. 4, Apr. 2006, pp. 641-645.Applicant
- Yili, et al., “Physics-based hydrodynamic simulation of direct current characteristics in DBRTD,” 29 Chinese J. Electron Devices 2, Jun. 2006, pp. 365-368.Applicant
- Ying-Long, et al., “Resonant tunneling diodes and high electron mobility transistors integrated on GaAs substrates,” Chinese Physics Letters 23, vol. 3, Mar. 2006, pp. 697-700.Applicant
- Yoshizawa et al., “Growth of self-Organized GaN Nanostructures on Al 2O3 (0001) by RF-Radial Source Molecular Beam Epitaxy”, Japan, Journal of Applied Physics, Part 2, vol. 36, No. 4B, 1997, pp. L459-L462.Applicant