US 7,622,377 B2Grant
Microfeature workpiece substrates having through-substrate vias, and associated methods of formation
Issue Date:2009-11-24
•34 Claims
•6 Drawing Sheets
Abstract
Microfeature workpiece substrates having through-substrate vias, and associated methods of formation are disclosed. A method in accordance with one embodiment for forming a support substrate for carrying microfeature dies includes exposing a support substrate to an electrolyte, with the support substrate having a first side with a first conductive layer, a second side opposite the first side with a second conductive layer, and a conductive path extending through the support substrate from the first conductive layer to the second conductive layer. The method can further include forming a bond pad at a bond site of the first conductive layer by disposing at least one conductive bond pad material at the bond site, wherein disposing the at least one conductive bond pad material can include passing an electrical current between the first and second conductive layers via the conductive path, while the substrate is exposed to the electrolyte.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- Teck Kheng Lee
- Andrew Chong Pei Lim
Application Information
Application Number:US 11/218,352
Filing Date:2005-09-01
Priority Date:2005-09-01
Art Unit:2892
Classifications
IPC:
H01L21/44
Patent Drawings (6 sheets)
Description
Technical Field
[0001] The present invention is directed generally toward microfeature workpiece substrates having through-substrate vias, and associated methods of formation.
Background
[0002] Packaged microelectronic assemblies, such as memory chips and microprocessor chips, typically include a microelectronic die mounted to a substrate (e.g., an interposer board) and encased in a plastic protective covering. The die includes functional features, such as memory cells, processor circuits, and interconnecting circuitry. The die also typically includes die bond pads that are electrically coupled to the functional features. The bond pads are coupled to corresponding first bond pads on the substrate (e.g., with wirebonds), and this connection is protected with the plastic protective covering. The first substrate bond pads can be coupled to second substrate bond pads on an opposite surface of the substrate via pathways that are internal to the substrate. The second bond pads can in turn be connected to external devices, for example, using solder balls. Accordingly, the substrate can have one or more layers of conductive material (e.g., copper) that is etched or otherwise configured to form the first substrate bond pads and the second substrate bond pads.
[0003] In a typical operation, the substrate bond pads are built up in an electrolytic plating operation using a bus formed from the conductive layers to transmit electrical current to the bond pads. One drawback with the bus is that it can act as an antenna and can accordingly create extraneous signals, which may interfere with the operation of the microelectronic die. Accordingly, several techniques have been developed for forming bond pads on a substrate without requiring that a bus remain in the substrate. While these techniques have met with at least some success, they have also been subject to several drawbacks. These drawbacks can include undercutting the conductive material at the bond pads and/or difficulty in obtaining very fine pitch spacing between adjacent bond pads. As the size of microelectronic dies continues to decrease, and performance demands on the microelectronic dies continues to increase, these drawbacks can in some cases place undesirable design and/or performance limitations on the microelectronic dies.
Brief Description of the Drawings
[0004] FIGS. 1A-1F illustrate an initial series of steps for forming a substrate without a permanent bus, in accordance with an embodiment of the invention.
[0005] FIGS. 2A-2D illustrate subsequent steps for forming the substrate initially shown in FIGS. 1A-1F .
[0006] FIG. 3 is an enlarged illustration of a portion of a substrate configured in accordance with an embodiment of the invention, shown coupled to a microfeature workpiece and an external device.
[0007] FIG. 4 illustrates a packaged microelectronic device having a substrate coupled to an external device in accordance with an embodiment of the invention.
[0008] FIG. 5 illustrates a packaged microelectronic device having a substrate coupled to an external device in accordance with another embodiment of the invention.
Detailed Description
A. Introduction
[0009] Microfeature workpiece substrates having through-substrate vias, and associated methods of formation are described below. In particular aspects, the through-substrate vias can allow the formation of bond pads on one surface without requiring a bus at that surface. Instead, electrical current for forming the bond pads in an electrolytic process can be provided by a conductive path that extends through the via. A method for forming a support substrate for carrying microfeature dies in accordance with one aspect of the invention includes exposing a substrate to an electrolyte, wherein the substrate has a first side with a first conductive layer, a second side opposite the first side with a second conductive layer, and a conductive path extending through the substrate from the first conductive layer to the second conductive layer. The method can further include forming a bond pad at a bond site of the first conductive layer by disposing at least one conductive bond pad material at the bond site. The process of disposing the at least one conductive bond pad material can include passing an electrical current between the first and second conductive layers via the conductive path, while the substrate is exposed to the electrolyte.
[0010] In further particular aspects, the method can include patterning the first conductive layer to form a bond site, and applying bond pad material to the bond site after patterning the first conductive layer. In still another aspect, the method can include applying an at least generally non-removable protective coating over the first conductive layer, preventing the protective coating from covering the bond site (or removing the protective coating from the bond site) and applying bond pad material to the bond site after applying the protective coating.
[0011] In yet another aspect, the method can include forming a bond pad at a first bond site of the first conductive layer and at a second bond site of the second conductive layer. This process can further include (a) placing a removable protective coating over the second conductive layer, (b) preventing the removable protective coating from covering the second bond site or removing the protective coating from the second bond site, and (c) applying conductive material to the first and second bond sites simultaneously, after performing processes (a) and (b). The method can still further include (d) removing the removable protective coating from the second conductive layer, and (e) patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path.
[0012] In still further aspects, the invention can include a microelectronic system comprising a substrate configured to carry a microfeature die, with the substrate having a first surface with a first conductive layer and a second surface facing opposite from the first surface and having a second conductive layer. The first conductive layer can have multiple first bond sites, and the second conductive layer can have multiple second bond sites. The system can further comprise conductive bond pad material positioned at the first bond sites to form first bond pads, with the first bond pads being separated from each other by a first average spacing, and with the bond pad material extending around an edge of the first conductive layer at the first bond sites. Conductive bond pad material can also be positioned at the second bond sites to form second bond pads, with the first and second bond pads being electrically coupled with conductive pathways extending through the substrate. The second bond pads can be separated from each other by a second average spacing greater than the first average spacing. The bond pad material can have a different arrangement at the second bond sites than at the first bond sites. For example, the bond pad material at the second bond site can be spaced apart from an edge of the second conductive layer at the second bond sites.
[0013] As used herein, the terms “microfeature workpiece” and “workpiece” refer to substrates on and/or in which microelectronic devices are integrally formed. Typical microelectronic devices include microelectronic circuits or components, thin-film recording heads, data storage elements, microfluidic devices and other products. Micromachines and micromechanical devices are included within this definition because they are manufactured using much of the same technology that is used in the fabrication of integrated circuits. The microfeature workpiece can be a semiconductive piece (e.g., doped silicon wafers or gallium arsenide wafers) nonconductive pieces (e.g., various ceramic substrates) or conductive pieces. In some cases, the workpieces are generally round, and in other cases, the workpieces have other shapes, including rectilinear shapes.
[0014] The term “support substrate” is used generally herein to refer to a support member that carries the microfeature workpiece and provides an interface between the microfeature workpiece and external devices to which the microfeature workpiece may be electrically coupled. Accordingly, the term “support substrate” can include, but is not limited to, interposer boards, printed circuit boards, and/or other structures that can provide physical support and/or electrical connections for the microfeature workpiece and that generally do not include integrated semiconductor features.
B. Support Substrates and Associated Methods of Formation
[0015] FIGS. 1A-2D illustrate a series of process steps that may be performed to produce a support substrate having features in accordance with several embodiments of the invention. Referring first to FIG. 1A , the support substrate 110 can include a core material 113 having a first side or surface 111a and a second side or surface 111b facing opposite from the first surface 111a. A first conductive layer 112a can be positioned against the first surface 111a, and a second conductive layer 112b can be positioned against the second surface 111b. The substrate 110 can include a printed circuit board, with the core 113 including a ceramic material, and the first and second conductive layers 112a, 112b including generally planar layers of copper. In other embodiments, these components can have different compositions and/or arrangements.
[0016] Referring next to FIG. 1B , a via 114 can be formed to extend through the core 113 and through the first and second conductive layers 112a, 112b. As shown in FIG. 1C , the via 114 can be coated with a third conductive layer 112c to form a conductive path 115 that electrically connects the first conductive layer 112a and the second conductive layer 112b. The third conductive layer 112c can be formed using a conventional combination of electroless and electrolytic plating techniques. For example, an electroless technique can be used to apply a seed layer to the walls of the via 114, and an electrolytic technique can be used to add thickness to the seed layer, forming the overall structure of the third conductive layer 112c.
[0017] In FIG. 1D , the first conductive layer 112a can be patterned to remove the bulk of the first conductive layer 112a, with the exception of at least one first bond site 130a located adjacent to the first surface 111a of the core material 113. For purposes of illustration, only one first bond site 130a is shown in FIGS. 1D-2D and described in the associated text. However, it will be understood by those of ordinary skill in the art that the support substrate 110 can include additional first bond sites 130a at other locations, within and/or transverse to the plane of FIG. 1D . In any of these embodiments, for at least some of the first bond sites 130a, no electrical connection exists between the first bond site 130a and other first bond sites located at the first surface 111a after the patterning process has been completed. In particular, each first bond site 130a can be electrically independent of other features at the first surface 111a. Accordingly, the first conductive layer 112a need not include an electrically conductive bus. Instead, as will be described later, electrical current for carrying out manufacturing processes at the first bond site 130a can be provided by the second conductive layer 112b and the conductive path 115.
[0018] The first bond site 130a can be formed using any of a variety of conventional patterning techniques. Such techniques can include disposing a layer of photoresist or another protective coating on the first conductive layer 112a, patterning the photoresist to remove portions of the photoresist over portions of the first conductive layer 112a that do not correspond to the first bond site 130a, and then exposing the first conductive layer 112a to an etchant that removes all or generally all of the first conductive layer 112a except at the location corresponding to the first bond site 130a.
[0019] Referring next to FIG. 1E , a first protective coating 140a can be disposed over the first surface 111a and the first conductive layer 112a, except over the first bond site 130a. In a particular aspect of this embodiment, the first protective coating 140a can include a soldermask or other material that remains permanently attached to the support substrate 110 after processing. For example, the first protective coating 140a can include a soldermask material that is patterned in a manner generally similar to that described above with reference to FIG. 1D , but which is then treated (e.g., by exposure to radiation, heat, or another energy source) to form a generally permanent coating. As used herein, the term “at least generally permanent” refers to a material that remains with the support substrate 110 after processing, and that is not removed (or at least not entirely removed) during the manufacturing process and/or prior to coupling the support substrate 110 to a microfeature die or other device for an end-user.
[0020] As is also shown in FIG. 1E , the first protective coating 140a can be applied so that a gap 117 exists between a first conductive layer edge 116a and the first protective coating 140a. As described in greater detail below with reference to FIG. 2A , the gap 117 can allow for a more extensive application of bond pad material at the first bond site 130a.
[0021] Referring next to FIG. 1F , a second protective coating 140b can be applied to the second conductive layer 112b. The second protective coating 140b can be patterned in a manner generally similar to that described above to expose or keep exposed a second bond site 130b. Unlike the first protective coating 140a, however, the second protective coating 140b can be completely removed during subsequent processing steps. Accordingly, the second protective coating 140b can include a dry film or other patternable, removable material. For purposes of illustration, the second bond site 130b is shown more or less directly beneath the first bond site 130a; however, in many cases, the second bond site 130b can be positioned further away from the via 114. This can result in larger spacings (e.g., coarser pitch) between adjacent second bond sites 130b than between adjacent first bond sites 130a.
[0022] FIGS. 2A-2D illustrate process steps for providing additional conductive material at the first bond site 130a and the second bond site 130b (referred to collectively as bond sites 130). The additional conductive material applied to the bond sites 130 can provide for enhanced electrical connectivity between the bond sites 130 and the structures to which the bond sites are electrically coupled. In the case of the first bond site 130a, the coupling can be to a microelectronic die that the support substrate 110 carries and is packaged with. In the case of the second bond site 130b, the connection can be to an external device.
[0023] Beginning with FIG. 2A , the support substrate 110 can be disposed in an electrolyte 118, and a cathode 119 can be applied to the second conductive layer 112b. One or more anodes 120 can be positioned in electrical communication with the electrolyte 118 to complete the electrical circuit used for electrolytically applying material to the first bond sites 130. The differences in electrical potential between the anode 120 and cathode 119 provides for the current flow. At this point, the second conductive layer 112b can be generally continuous over the second surface 111b of the support substrate 110, with the exception of local discontinuities at the vias 114. Accordingly, the second conductive layer 112b can provide a highly conductive, low resistance link to the second bond site 130b. The second conductive layer 112b can also provide a highly conductive, low resistance link to the first bond site 130a, via the conductive path 115 formed by the third conductive layer 112c extending through the via 114.
[0024] During the electrolytic process, a first bond pad material 131a can be applied to the first bond site 130a and can form a first bond pad 137a. A second bond pad material 131b can be applied to the second bond site 130b to form a second bond pad 137b. The first and second bond pad materials 131a, 131b are referred to collectively as bond pad material 131. The bond pad material 131 can include a single constituent or a composite of constituents. For example, in one embodiment, the bond pad material 131 can include both nickel and gold, arranged in layers with a nickel layer 135 placed adjacent to the underlying conductive layer 112a, 112b, and with a gold layer 136 positioned against the nickel layer 135. In other embodiments, the bond pad material 131 can include composites of different conductive materials, or a single layer of a homogenous material. In any of these embodiments, the first bond pad material 131a can at least partially fill the gap 117 between the first protective coating 140a and the edge 116 of the first conductive layer 112a. The presence of the gap 117 can allow the first bond pad material 131a to wrap around the edge 116a of the first conductive layer 112a. In particular, the first bond pad material 131a need not be offset away from the edge 116a of the first conductive layer 112a. This feature can be enabled by (a) patterning the first conductive layer 112a before applying the first bond pad material 131a, and (b) using a soldermask or similar material for the first protective coating 140a. As a result, the first bond site 130a can have a relatively large amount of first bond pad material 131a accessible for electrical coupling, even though the first bond site 130a itself may be relatively small to allow for close spacing between adjacent first bond sites 130a.
[0025] After the bond pad material 131 has been applied to the bond sites 130, the second protective coating 140b can be removed from the second conductive layer 112b. Afterwards, the second conductive layer 112b can be patterned to remove conductive material other than that located at the second bond site 130b. Referring now to FIG. 2B , a third protective coating 140c can be disposed over the second conductive layer 112b, and can then be patterned to protect the second bond site 130b and the conductive path 115 through the via 114. Accordingly, the third protective coating 140c can include a temporary or otherwise removable, patternable material (e.g., a dry film, generally similar to the second protective coating 140b described above). In a particular aspect of this embodiment, the third protective coating 140c can extend around an edge 132 of the second bond pad material 131b to protect the entire volume of the second bond pad material 131b. As a result, the portion of the second conductive layer 112b of the second bond site 130b can be protected from being undercut when adjacent portions of the second conductive layer 112b are removed.
[0026] Referring next to FIG. 2C , portions of the second conductive layer 112b surrounding the second bond site 130b can be removed (e.g., via an etching process), after which the third protective coating 140c itself can also be removed. The second bond site 130b can include an offset 133 between an edge 132 of the second bond pad material 131b, and an edge 116b of the second conductive material 112b. The formation of this offset 133 results from the fact that the third protective coating 140c was placed around the edge 132 during the process described above with reference to FIG. 2B . This offset 133 can result in a slight increase in the overall size of the second bond site 130b (particularly in comparison to the first bond site 130a). However, this increase in size is not expected to create undesirable increases in the spacing between adjacent second bond sites 130b, because, on the second surface 112b of the substrate 110, bond site spacing is not as critical. In particular, the second bond sites 130b are intended to align with corresponding bond pads of external devices, which typically do not have bond pad pitch requirements as stringent as those for microfeature workpieces that are attached to the first bond sites 130a.
[0027] In FIG. 2D , a fourth protective coating 140d is applied to the second surface 111b to provide for an at least generally permanent covering over the portions of the substrate 110 adjacent to the second bond site 130b. Accordingly, the fourth protective coating 140d can include a solder mask material that is either applied to (and then removed from) the second bond site 130b, or prevented from adhering to the second bond site 130b with an appropriate removable masking material. The support substrate 110 is now available for coupling to microfeature workpieces, and subsequently to external devices.
C. Support Substrates and Associated Installations
[0028] FIG. 3 is an enlarged, partially schematic illustration of a portion of the substrate 110, coupled to both a microfeature workpiece 150 and an external device 160. In one aspect of this embodiment, the substrate 110 can be coupled to the microfeature workpiece 150 via a first conductive coupler 134a (e.g., a small solder ball) that extends between the first pad 137a and a corresponding bond pad 337a of the microfeature workpiece 150. The substrate 110 can be coupled to the external device 160 with a second conductive coupler 134b (e.g., a larger solder ball) that extends between the second bond pad 137b and a corresponding bond pad 337b of the external device 160. The external device 160 can Include a printed circuitboard or other device that is in electrical communication with the microfeature workpiece 150 by virtue of the interposed substrate 110.
[0029] FIG. 4 is an overall view illustrating the microfeature workpiece 150 positioned on the support substrate 110 and surrounded by an encapsulant 152 to form a packaged microelectronic device 151. This arrangement, typically referred to as a flip chip arrangement, includes a relatively fine pitch between the first bond pads 137a to accommodate the relatively close spacing of the corresponding bond pads 337a on the microfeature workpiece 150, and a coarser spacing of the second bond pads 137b. As discussed above, the second bond pads 137b typically need not be as closely spaced as the first bond pads 137a because the pitch requirements of the bond pads 337b on external device 160 are generally not as stringent as the pitch requirements of the microfeature workpiece 150.
[0030] In other embodiments, support substrates generally similar to those described above can be used in other arrangements. For example, referring now to FIG. 5 , a support substrate 510 can be configured to support a microfeature workpiece 550 in a chip-on-board (COB) arrangement. Accordingly, the microfeature workpiece 550 can be electrically coupled to the support substrate 510 with first conductive couplers 554a that include wirebonds extending between the first bond pads 137a of the support substrate 510, and corresponding bond sites 537a on an upper surface of the microfeature workpiece 550. Second conductive couplers 534b (which can include solder balls) can extend between the second bond pads 137b and corresponding bond pads 537b of the external device 160. An encapsulant 552 can be positioned around the microfeature workpiece 550 and the support substrate 510 to form the packaged microelectronic device 551. In still other embodiments, the support substrate 510 can be configured to support microfeature workpieces in accordance with other configurations and/or arrangements.
[0031] One feature of embodiments of the support substrates and associated manufacturing methods described above is that the conductive bond pad material 131a can be applied to the first bond site 130a without the need for a bus at the first surface of the support substrate 110. Instead, electrical power for applying the first bond pad material 130a can be provided by applying current to the second conductive layer 112b and using the conductive path 115 provided by the via 114 to conduct electrical current to the first bond site 130a. An advantage of this arrangement is that the first bond pad 137a can be formed without a bus and accordingly, the potentially negative effects associated with a bus (e.g., extraneous signals that may result when the bus acts as an antenna), may be eliminated.
[0032] Another feature of embodiments of the support substrate described above is that the first bond pad material 131a can cover not only the outwardly facing surface of the first conductive material 112a at the first bond site 130a, but can also cover the adjacent edge 116. An advantage of this arrangement is that it can eliminate or at least reduce the likelihood that subsequent etching processes will undercut the first conductive layer 112a at the edge 116, by virtue of the protection afforded by the first bond pad material 131a at this location. As a result, the physical and electrical characteristics of the first bond pad 137a can be more robust than corresponding bond pads formed by other methods.
[0033] Another feature of embodiments of the support substrate described above is that the first bond material 131a is not offset from the edge of the first conductive layer 112a immediately below (unlike the second bond pad material 130b, which is offset from the edge of the corresponding second conductive layer 112b by an offset 133). An advantage of this arrangement is that it can provide for a greater surface area of highly conductive material at the first bond site 130a than would be available if the first bond pad material 131a were offset from the underlying first conductive layer 112a. This can allow the overall size of the first bond site 130a to be reduced (because the available area at the first bond site 130a is more effectively utilized) and can accordingly allow adjacent first bond pads 137a to be spaced more closely together. An advantage of this arrangement is that it can allow for electrical connections (via solder balls or other structures) to corresponding microfeature workpieces that have very fine bond pad pitch spacings.
[0034] From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the invention. For example, in some embodiments, the bond sites can have arrangements different than those described above. Many of the Figures illustrate features of the disclosed embodiments in a schematic fashion. Accordingly, many of these features may have dimensions and/or relative dimensions that are different than those illustrated in the Figures. Aspects of the invention described in the context of particular embodiments may be combined or eliminated in other embodiments. Further, while advantages associated with certain embodiments of the invention have been described in the context of those embodiments, other embodiments may also exhibit such advantages, and not all embodiments need necessarily exhibit such advantages to fall within the scope of the invention. Accordingly, the invention is not limited, except as by the appended claims.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
We claim:
1. A method for forming a support substrate for carrying microfeature dies, comprising:
exposing a support substrate to an electrolyte, the support substrate having a first side with a first conductive layer, a second side opposite the first side with a second conductive layer, and a conductive path extending through the support substrate from the first conductive layer to the second conductive layer; and
forming a bond pad at a bond site of the first conductive layer by removing a portion of the first conductive layer adjacent to the bond site and disposing at least one conductive bond pad material at the bond site, wherein disposing the at least one conductive bond pad material includes passing an electrical current between the first and second conductive layers via the conductive path while the support substrate is exposed to the electrolyte, wherein passing the electrical current is carried out by a process that includes applying an electrical potential to the second conductive layer without applying the electrical potential to the first conductive layer, other than through the conductive path.
2. The method of claim 1, further comprising forming a hole in the support substrate and disposing a conductive material in the hole to connect the first and second conductive layers.
3. The method of claim 1, further comprising applying the electrical potential to the second conductive layer while the second conductive layer covers at least approximately the entire second side.
4. The method of claim 1, further comprising applying the electrical potential to the second conductive layer prior to patterning the second conductive layer to form bond pads at the second conductive layer.
5. The method of claim 1, further comprising patterning the first conductive layer to remove conductive material adjacent to the bond site.
6. The method of claim 1, further comprising:
patterning the first conductive layer to remove conductive material adjacent to the bond site; and
applying bond pad material to the bond site after patterning the first conductive layer.
7. The method of claim 1, further comprising:
applying an at least generally permanent protective coating over the first conductive layer;
preventing the protective coating from covering the bond site, or removing the protective coating from the bond site; and
applying bond pad material to the bond site after applying the protective coating.
8. The method of claim 1, further comprising:
applying a soldermask coating over the first conductive layer;
removing the soldermask coating from the bond site;
treating the soldermask material to inhibit its removal from regions adjacent to the bond site; and
applying bond pad material to the bond site after applying the soldermask coating.
9. The method of claim 1 wherein the bond site includes a first bond site, and wherein the method further comprises disposing bond pad material at a second bond site of the second conductive layer.
10. The method of claim 1 wherein disposing bond pad material includes disposing at least one of nickel and gold.
11. The method of claim 1 wherein disposing bond pad material includes disposing the bond pad material to wrap around an exposed edge of the first conductive layer at the bond site.
12. The method of claim 1 wherein exposing a support substrate to an electrolyte includes exposing a printed circuit board to the electrolyte.
13. The method of claim 1 wherein exposing a support substrate to an electrolyte includes exposing a support substrate that is configured to carry a microelectronic die having semiconductor features, but that by itself does not include semiconductor features.
14. A method for forming a support substrate for carrying microfeature dies, comprising:
exposing a support substrate to an electrolyte, the support substrate having a first side with a first conductive layer, a second side opposite the first side with a second conductive layer, and a conductive path extending through the support substrate from the first conductive layer to the second conductive layer; and
forming bond pads at a first bond site of the first conductive layer and at a second bond site of the second conductive layer by removing conductive layer material adjacent to at least one of the bond sites and by disposing at least one conductive bond pad material at the bond sites, wherein disposing the at least one conductive bond pad material includes applying an electrical potential to the second conductive layer and passing an electrical current between the first conductive layer and the second conductive layer via the conductive path while the support substrate is exposed to the electrolyte, wherein the electrical potential is communicated to the first conductive layer only via the conductive path.
15. The method of claim 14 wherein the first bond pad site is one of multiple first bond pad sites, and wherein the second bond pad site is one of multiple second bond pad sites, and wherein forming the bond pads includes forming the first bond pads to have a first pitch and forming the second bond pads to have a second pitch coarser than the first pitch.
16. The method of claim 14, further comprising
applying an at least generally permanent protective coating over the first conductive layer;
preventing the protective coating from covering the first bond site, or removing the protective coating from the first bond site; and wherein
disposing bond pad material at the bond pad sites includes disposing the bond pad material after applying the protective coating.
17. A method for forming a support substrate for carrying microfeature dies, comprising:
(a) exposing a support substrate to an electrolyte, the support substrate having a first side with a first conductive layer, a second side opposite the first side with a second conductive layer, and a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
(b) forming bond pads at a first bond site of the first conductive layer and at a second bond site of the second conductive layer by removing conductive layer material adjacent to at least one of the bond sites and by disposing at least one conductive bond pad material at the bond sites, wherein disposing the at least one conductive bond pad material includes applying an electrical potential to the second conductive layer and passing an electrical current between the first conductive layer and the second conductive layer via the conductive path while the support substrate is exposed to the electrolyte, wherein the electrical potential is communicated to the first conductive layer only via the conductive path;
(c) placing a removable protective coating over the second conductive layer;
(d) preventing the removable protective coating from covering the second bond site, or removing the protective coating from the second bond site;
(e) applying conductive material to the first and second bond sites simultaneously, after performing processes (c) and (d);
(f) removing the removable protective coating from the second conductive layer; and
(g) patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path.
18. The method of claim 17, further comprising:
(h) applying an at least generally permanent protective coating over the first conductive layer;
(i) preventing the protective coating from covering the first bond pad site, or removing the protective coating from the bond site; and wherein
applying conductive material is performed after performing processes (c), (d), (h) and (i).
19. A method for forming a support substrate for carrying microfeature dies, comprising:
(a) exposing a support substrate to an electrolyte, the support substrate having a first side with a first conductive layer, a second side opposite the first side with a second conductive layer, and a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
(b) forming bond pads at a first bond site of the first conductive layer and at a second bond site of the second conductive layer by removing conductive layer material adjacent to at least one of the bond sites and by disposing at least one conductive bond pad material at the bond sites, wherein disposing the at least one conductive bond pad material includes applying an electrical potential to the second conductive layer and passing an electrical current between the first conductive layer and the second conductive layer via the conductive path while the support substrate is exposed to the electrolyte, wherein the electrical potential is communicated to the first conductive layer only via the conductive path;
(c) placing a removable protective dry film coating over the second conductive layer;
(d) preventing the removable protective dry film coating from covering the second bond site, or removing the protective dry film coating from the second bond site;
(e) applying conductive material to the first and second bond sites simultaneously, after performing processes (c) and (d);
(f) removing the removable protective dry film coating from the second conductive layer; and
(g) patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path.
20. A method for forming a support substrate for carrying microfeature dies, comprising:
patterning a first conductive layer on a first surface of a support substrate by removing a portion of the first conductive layer to form a bond site at the first surface, wherein the support substrate has a second surface facing opposite from the first surface, the second surface having a second conductive layer, and wherein the support substrate further includes a conductive path extending through the support substrate from the first conductive layer to the second conductive layer; and
after patterning the first conductive layer, forming a bond pad at a bond site of the first conductive layer by passing an electrical current through the first and second conductive layers via the conductive path while the support substrate is exposed to an electrolyte, wherein passing the electrical current includes applying an electrical potential to the second conductive layer and communicating the electrical potential to the first conductive layer via the conductive path.
21. The method of claim 20 wherein passing an electrical current includes passing an electrical current while the second conductive layer covers at least approximately the entire second side.
22. The method of claim 20 wherein passing an electrical current includes passing an electrical current prior to patterning the second conductive layer to form bond pads at the second conductive layer.
23. The method of claim 20, further comprising:
applying an at least generally permanent protective coating over the first conductive layer;
preventing the protective coating from covering the bond site, or removing the protective coating from the bond site; and
applying bond pad material to the bond site after applying the protective coating.
24. The method of claim 20 wherein the bond site includes a first bond site, and wherein the method further comprises disposing bond pad material at a second bond site of the second conductive layer.
25. The method of claim 20 wherein exposing a support substrate to an electrolyte includes exposing a support substrate that is configured to carry a microelectronic die having semiconductor features, but that by itself does not include semiconductor features.
26. A method for forming a support substrate for carrying microfeature dies, comprising:
(a) patterning a first conductive layer on a first surface of a support substrate by removing a portion of the first conductive layer to form a first bond site at the first surface, wherein the support substrate has a second surface facing opposite from the first surface, the second surface having a second conductive layer, and wherein the support substrate further includes a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
(b) after patterning the first conductive layer, forming a bond pad at the first bond site of the first conductive layer by passing an electrical current through the first and second conductive layers via the conductive path while the support substrate is exposed to an electrolyte, wherein passing the electrical current includes applying an electrical potential to the second conductive layer and communicating the electrical potential to the first conductive layer via the conductive path;
(c) placing a removable protective dry film coating over the second conductive layer;
(d) preventing the removable protective dry film coating from covering a second bond pad site at the second conductive layer, or removing the protective dry film coating from the second bond site;
(e) applying a generally permanent protective coating to the first conductive layer and exposing or leaving exposed the first bond site
(f) applying conductive material to the first and second bond sites simultaneously, after performing processes (c), (d) and (e)
(g) removing the removable protective dry film coating from the second conductive layer;
(h) patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path; and
(i) applying a generally permanent protective coating over the second conductive layer after patterning the second conductive layer.
27. A method for forming a support substrate for carrying microfeature dies, comprising:
applying an at least generally permanent protective coating over a first conductive layer of a support substrate, wherein the first conductive layer is positioned at a first surface of the support substrate and includes a first bond site, and wherein the support substrate further includes a second surface facing opposite from the first surface, the second surface having a second conductive layer with a second bond site;
preventing the protective coating from covering the first bond site, or removing the protective coating from the first bond site; and
applying bond pad material to the first and second bond pad sites after applying the protective coating by removing a portion of the first conductive layer adjacent to the first bond site and applying an electrical potential to the second conductive layer and passing the electrical potential between the first and second conductive layers via a conductive path extending through the support substrate while the support substrate is exposed to the electrolyte.
28. The method of claim 27 wherein removing the protective coating includes removing the protective coating prior to making it at least generally permanent, and wherein the method further comprises making the coating at least generally permanent by applying energy to the protective coating prior to applying bond pad material to the first and second bond sites.
29. The method of claim 28 wherein applying an electrical potential includes applying an electrical potential directly to the second conductive layer without applying the electrical potential directly to the first conductive layer, other than through the conductive path.
30. A method for forming a support substrate for carrying microfeature dies, comprising:
patterning a first conductive layer on a first surface of a support substrate to form a bond site at the first surface, wherein the support substrate has a second surface facing opposite from the first surface, the second surface having a second conductive layer, and wherein the support substrate further includes a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
applying an at least generally permanent protective coating over the first conductive layer after patterning the first conductive layer by removing a portion of the first conductive layer adjacent to the first bond site;
preventing the protective coating from covering the bond site, or removing the protective coating from the bond site; and
applying bond pad material to the bond site after applying the protective coating, wherein applying bond pad material includes:
exposing the support substrate to an electrolyte; and
applying an electrical potential to the second conductive layer and passing an electrical current between the first and second conductive layers via the conductive path while the support substrate is exposed to an electrolyte, wherein the electrical potential is communicated to the first conductive layer via the conductive path, and wherein the electrical potential is not applied to the first conductive layer, other than through the conductive path.
31. The method of claim 30 wherein the bond site includes a first bond site, and wherein the method further comprises:
patterning the second conductive layer to form a second bond site, wherein the second bond site is electrically coupled to the first bond site via the conductive path; and
applying conductive bond pad material to the second bond site.
32. A method for forming a support substrate for carrying microfeature dies, comprising:
patterning a first conductive layer on a first surface of a support substrate to form a first bond site at the first surface, wherein the support substrate has a second surface facing opposite from the first surface, the second surface having a second conductive layer, and wherein the support substrate further includes a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
applying an at least generally permanent protective coating over the first conductive layer after patterning the first conductive layer by removing a portion of the first conductive layer adjacent to the first bond site;
preventing the protective coating from covering the first bond site, or removing the protective coating from the first bond site;
applying bond pad material to the bond site after applying the protective coating, wherein applying bond pad material includes:
exposing the support substrate to an electrolyte; and
applying an electrical potential to the second conductive layer and passing an electrical current between the first and second conductive layers via the conductive path while the support substrate is exposed to an electrolyte, wherein the electrical potential is communicated to the first conductive layer via the conductive path, and wherein the electrical potential is not applied to the first conductive layer, other than through the conductive path;
placing a removable protective coating over the second conductive layer;
preventing the removable protective coating from covering a second bond site at the second conductive layer, or removing the removable protective coating from the second bond site;
applying conductive bond pad material to the second bond site simultaneously with applying conductive bond pad material to the first bond site;
removing the removable protective coating from the second conductive layer; and
patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path.
33. A method for forming a support substrate for carrying microfeature dies, comprising:
patterning a first conductive layer on a first surface of a support substrate to form a first bond site at the first surface, wherein the support substrate has a second surface facing opposite from the first surface, the second surface having a second conductive layer, and wherein the support substrate further includes a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
applying an at least generally permanent protective coating over the first conductive layer after patterning the first conductive layer by removing a portion of the first conductive layer adjacent to the first bond site;
preventing the protective coating from covering the first bond site, or removing the protective coating from the first bond site; and
applying bond pad material to the first bond site after applying the protective coating, wherein applying bond pad material includes:
exposing the support substrate to an electrolyte; and
applying an electrical potential to the second conductive layer and passing an electrical current between the first and second conductive layers via the conductive path while the support substrate is exposed to an electrolyte, wherein the electrical potential is communicated to the first conductive layer via the conductive path, and wherein the electrical potential is not applied to the first conductive layer, other than through the conductive path;
placing a removable protective dry film coating over the second conductive layer;
preventing the removable protective dry film coating from covering a second bond site at the second conductive layer, or removing the removable protective dry film coating from the second bond site;
applying conductive bond pad material to the second bond site simultaneously with applying conductive bond pad material to the first bond site;
removing the removable protective dry film coating from the second conductive layer; and
patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path.
34. A method for forming a support substrate for carrying microfeature dies, comprising:
patterning a first conductive layer on a first surface of a support substrate to form a first bond site at the first surface, wherein the support substrate has a second surface facing opposite from the first surface, the second surface having a second conductive layer, and wherein the support substrate further includes a conductive path extending through the support substrate from the first conductive layer to the second conductive layer;
applying a first generally permanent protective coating over the first conductive layer after patterning the first conductive layer by removing a portion of the first conductive layer adjacent to the first bond site;
preventing the first generally permanent protective coating from covering the first bond site, or removing the first generally permanent protective coating from the first bond site; and
applying bond pad material to the first bond site after applying the first generally permanent protective coating, wherein applying bond pad material includes:
exposing the support substrate to an electrolyte; and
applying an electrical potential to the second conductive layer and passing an electrical current between the first and second conductive layers via the conductive path while the support substrate is exposed to an electrolyte, wherein the electrical potential is communicated to the first conductive layer via the conductive path, and wherein the electrical potential is not applied to the first conductive layer, other than through the conductive path;
placing a removable protective coating over the second conductive layer;
preventing the removable protective coating from covering a second bond site at the second conductive layer, or removing the removable protective coating from the second bond site;
applying conductive bond pad material to the second bond site simultaneously with applying conductive bond pad material to the first bond site;
removing the removable protective coating from the second conductive layer;
patterning the second conductive layer by removing a portion of the second conductive layer while leaving the second bond site electrically coupled to the first bond site via the conductive path;
applying a second at least generally permanent protective coating over the second conductive layer after patterning the second conductive layer; and
preventing the second at least generally permanent protective coating from covering the second bond site, or removing the protective coating from the second bond site.
Patent Citations (527)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US2821959(A) | 1958-02-01 | Franz | Applicant |
| US3006318(A) | 1961-10-01 | Monroe, Jr. et al. | Applicant |
| US3345134(A) | 1967-10-01 | Heymer et al. | Applicant |
| US3865298(A) | 1975-02-01 | Allen et al. | Applicant |
| US3902036(A) | 1975-08-01 | Zaleckas | Applicant |
| US4040168(A) | 1977-08-01 | Huang | Applicant |
| US4368106(A) | 1983-01-01 | Anthony | Applicant |
| US4534100(A) | 1985-08-01 | Lane | Applicant |
| US4581301(A) | 1986-04-01 | Michaelson | Applicant |
| US4608480(A) | 1986-08-01 | Bizot et al. | Applicant |
| US4614427(A) | 1986-09-01 | Koizumi et al. | Applicant |
| US4627971(A) | 1986-12-01 | Ayer | Applicant |
| US4660063(A) | 1987-04-01 | Anthony | Applicant |
| US4756765(A) | 1988-07-01 | Woodroffe | Applicant |
| US4768291(A) | 1988-09-01 | Palmer | Applicant |
| US4906314(A) | 1990-03-01 | Farnworth et al. | Applicant |
| US4959705(A) | 1990-09-01 | Lemnios et al. | Applicant |
| US4964212(A) | 1990-10-01 | Deroux-Dauphin et al. | Applicant |
| US4984597(A) | 1991-01-01 | McConnell et al. | Applicant |
| US5024966(A) | 1991-06-01 | Dietrich et al. | Applicant |
| US5026964(A) | 1991-06-01 | Somers et al. | Applicant |
| US5027184(A) | 1991-06-01 | Soclof | Applicant |
| US5037782(A) | 1991-08-01 | Nakamura et al. | Applicant |
| US5123902(A) | 1992-06-01 | Muller et al. | Applicant |
| US5128831(A) | 1992-07-01 | Fox, III et al. | Applicant |
| US5130783(A) | 1992-07-01 | McLellan | Applicant |
| US5145099(A) | 1992-09-01 | Wood et al. | Applicant |
| US5158911(A) | 1992-10-01 | Quentin et al. | Applicant |
| US5219344(A) | 1993-06-01 | Yoder, Jr. | Applicant |
| US5233448(A) | 1993-08-01 | Wu et al. | Applicant |
| US5237148(A) | 1993-08-01 | Aoki et al. | Applicant |
| US5289631(A) | 1994-03-01 | Koopman et al. | Applicant |
| US5292686(A) | 1994-03-01 | Riley et al. | Applicant |
| US5294568(A) | 1994-03-01 | McNeilly et al. | Applicant |
| US5371397(A) | 1994-12-01 | Maegawa et al. | Applicant |
| US5378312(A) | 1995-01-01 | Gifford et al. | Applicant |
| US5380681(A) | 1995-01-01 | Hsu et al. | Applicant |
| US5402435(A) | 1995-03-01 | Shiono et al. | Applicant |
| US5406630(A) | 1995-04-01 | Piosenka et al. | Applicant |
| US5424573(A) | 1995-06-01 | Kato et al. | Applicant |
| US5435887(A) | 1995-07-01 | Rothschild et al. | Applicant |
| US5438212(A) | 1995-08-01 | Okaniwa et al. | Applicant |
| US5447871(A) | 1995-09-01 | Goldstein | Applicant |
| US5464960(A) | 1995-11-01 | Hall et al. | Applicant |
| US5496755(A) | 1996-03-01 | Bayraktaroglu | Applicant |
| US5505804(A) | 1996-04-01 | Mizuguchi et al. | Applicant |
| US5515167(A) | 1996-05-01 | Ledger et al. | Applicant |
| US5518956(A) | 1996-05-01 | Liu et al. | Applicant |
| US5585308(A) | 1996-12-01 | Sardella | Applicant |
| US5585675(A) | 1996-12-01 | Knopf | Applicant |
| US5593913(A) | 1997-01-01 | Aoki et al. | Applicant |
| US5593927(A) | 1997-01-01 | Farnworth et al. | Applicant |
| US5605783(A) | 1997-02-01 | Revelli et al. | Applicant |
| US5614743(A) | 1997-03-01 | Mochizuki et al. | Applicant |
| US5624437(A) | 1997-04-01 | Freeman et al. | Applicant |
| US5627106(A) | 1997-05-01 | Hsu et al. | Applicant |
| US5646067(A) | 1997-07-01 | Gaul | Applicant |
| US5654221(A) | 1997-08-01 | Cronin et al. | Applicant |
| US5672519(A) | 1997-09-01 | Song et al. | Applicant |
| US5673846(A) | 1997-10-01 | Gruber | Applicant |
| US5677566(A) | 1997-10-01 | King et al. | Applicant |
| US5684642(A) | 1997-11-01 | Zumoto et al. | Applicant |
| US5690841(A) | 1997-11-01 | Elderstig et al. | Applicant |
| US5694246(A) | 1997-12-01 | Aoyama et al. | Applicant |
| US5708293(A) | 1998-01-01 | Ochi et al. | Applicant |
| US5718791(A) | 1998-02-01 | Spengler et al. | Applicant |
| US5723904(A) | 1998-03-01 | Shiga et al. | Applicant |
| US5726493(A) | 1998-03-01 | Yamashita et al. | Applicant |
| US5771158(A) | 1998-06-01 | Yamagishi et al. | Applicant |
| US5773359(A) | 1998-06-01 | Mitchell et al. | Applicant |
| US5776824(A) | 1998-07-01 | Farnworth et al. | Applicant |
| US5807439(A) | 1998-09-01 | Akatsu et al. | Applicant |
| US5811799(A) | 1998-09-01 | Wu | Applicant |
| US5821532(A) | 1998-10-01 | Beaman et al. | Applicant |
| US5825080(A) | 1998-10-01 | Imaoka et al. | Applicant |
| US5826628(A) | 1998-10-01 | Hamilton | Applicant |
| US5847454(A) | 1998-12-01 | Shaw et al. | Applicant |
| US5851845(A) | 1998-12-01 | Wood et al. | Applicant |
| US5857963(A) | 1999-01-01 | Pelchy et al. | Applicant |
| US5861654(A) | 1999-01-01 | Johnson | Applicant |
| US5870289(A) | 1999-02-01 | Tokuda et al. | Applicant |
| US5870823(A) | 1999-02-01 | Bezama et al. | Applicant |
| US5877040(A) | 1999-03-01 | Park et al. | Applicant |
| US5891797(A) | 1999-04-01 | Farrar | Applicant |
| US5893828(A) | 1999-04-01 | Uram | Applicant |
| US5897338(A) | 1999-04-01 | Kaldenberg | Applicant |
| US5904499(A) | 1999-05-01 | Pace | Applicant |
| US5914488(A) | 1999-06-01 | Sone | Applicant |
| US5933713(A) | 1999-08-01 | Farnworth | Applicant |
| US5946553(A) | 1999-08-01 | Wood et al. | Applicant |
| US5977535(A) | 1999-11-01 | Rostoker | Applicant |
| US5986209(A) | 1999-11-01 | Tandy | Applicant |
| US5990566(A) | 1999-11-01 | Farnworth et al. | Applicant |
| USRE36469(E) | 1999-12-01 | Wood et al. | Applicant |
| US5998240(A) | 1999-12-01 | Hamilton et al. | Applicant |
| US5998292(A) | 1999-12-01 | Black et al. | Applicant |
| US5998862(A) | 1999-12-01 | Yamanaka et al. | Applicant |
| US6004867(A) | 1999-12-01 | Kim et al. | Applicant |
| US6008070(A) | 1999-12-01 | Farnworth | Applicant |
| US6008914(A) | 1999-12-01 | Sasagawa et al. | Applicant |
| US6018249(A) | 2000-01-01 | Akram et al. | Applicant |
| US6020624(A) | 2000-02-01 | Wood et al. | Applicant |
| US6072233(A) | 2000-06-01 | Corisis et al. | Applicant |
| US6072236(A) | 2000-06-01 | Akram et al. | Applicant |
| US6080291(A) | 2000-06-01 | Woodruff et al. | Applicant |
| US6089920(A) | 2000-07-01 | Farnworth et al. | Applicant |
| US6097087(A) | 2000-08-01 | Farnworth et al. | Applicant |
| US6103547(A) | 2000-08-01 | Corisis et al. | Applicant |
| US6104086(A) | 2000-08-01 | Ichikawa et al. | Applicant |
| US6107122(A) | 2000-08-01 | Wood et al. | Applicant |
| US6107180(A) | 2000-08-01 | Munroe et al. | Applicant |
| US6107679(A) | 2000-08-01 | Noguchi et al. | Applicant |
| US6110825(A) | 2000-08-01 | Mastromatteo et al. | Applicant |
| US6114240(A) | 2000-09-01 | Akram et al. | Applicant |
| US6119335(A) | 2000-09-01 | Park et al. | Applicant |
| US6124634(A) | 2000-09-01 | Akram et al. | Applicant |
| US6130141(A) | 2000-10-01 | Degani et al. | Applicant |
| US6130474(A) | 2000-10-01 | Corisis | Applicant |
| US6133622(A) | 2000-10-01 | Corisis et al. | Applicant |
| US6137182(A) | 2000-10-01 | Hause et al. | Applicant |
| US6140604(A) | 2000-10-01 | Somers et al. | Applicant |
| US6143588(A) | 2000-11-01 | Glenn | Applicant |
| US6148509(A) | 2000-11-01 | Schoenfeld et al. | Applicant |
| US6150710(A) | 2000-11-01 | Corisis | Applicant |
| US6150717(A) | 2000-11-01 | Wood et al. | Applicant |
| US6153924(A) | 2000-11-01 | Kinsman | Applicant |
| US6159764(A) | 2000-12-01 | Kinsman et al. | Applicant |
| US6180518(B1) | 2001-01-01 | Layadi et al. | Applicant |
| US6184465(B1) | 2001-02-01 | Corisis | Applicant |
| US6187615(B1) | 2001-02-01 | Kim et al. | Applicant |
| US6188232(B1) | 2001-02-01 | Akram et al. | Applicant |
| US6191487(B1) | 2001-02-01 | Rodenbeck et al. | Applicant |
| US6201304(B1) | 2001-03-01 | Moden | Applicant |
| US6203539(B1) | 2001-03-01 | Shimmick et al. | Applicant |
| US6214716(B1) | 2001-04-01 | Akram | Applicant |
| US6222136(B1) | 2001-04-01 | Appelt et al. | Applicant |
| US6222270(B1) | 2001-04-01 | Lee et al. | Applicant |
| US6225689(B1) | 2001-05-01 | Moden et al. | Applicant |
| US6228548(B1) | 2001-05-01 | King et al. | Applicant |
| US6228687(B1) | 2001-05-01 | Akram et al. | Applicant |
| US6229202(B1) | 2001-05-01 | Corisis | Applicant |
| US6232666(B1) | 2001-05-01 | Corisis et al. | Applicant |
| US6235552(B1) | 2001-05-01 | Kwon et al. | Applicant |
| US6236046(B1) | 2001-05-01 | Watabe et al. | Applicant |
| US6239489(B1) | 2001-05-01 | Jiang | Applicant |
| US6246108(B1) | 2001-06-01 | Corisis et al. | Applicant |
| US6247629(B1) | 2001-06-01 | Jacobson et al. | Applicant |
| US6252300(B1) | 2001-06-01 | Hsuan et al. | Applicant |
| US6258623(B1) | 2001-07-01 | Moden et al. | Applicant |
| US6259083(B1) | 2001-07-01 | Kimura et al. | Applicant |
| US6265766(B1) | 2001-07-01 | Moden | Applicant |
| US6266197(B1) | 2001-07-01 | Glenn et al. | Applicant |
| US6268114(B1) | 2001-07-01 | Wen et al. | Applicant |
| US6271580(B1) | 2001-08-01 | Corisis | Applicant |
| US6274927(B1) | 2001-08-01 | Glenn | Applicant |
| US6277757(B1) | 2001-08-01 | Lin | Applicant |
| US6281042(B1) | 2001-08-01 | Ahn et al. | Applicant |
| US6285064(B1) | 2001-09-01 | Foster | Applicant |
| US6285204(B1) | 2001-09-01 | Farnworth | Applicant |
| US6291894(B1) | 2001-09-01 | Farnworth et al. | Applicant |
| US6294837(B1) | 2001-09-01 | Akram et al. | Applicant |
| US6324253(B1) | 2001-11-01 | Yuyama et al. | Applicant |
| US6326689(B1) | 2001-12-01 | Thomas | Applicant |
| US6326697(B1) | 2001-12-01 | Farnworth | Applicant |
| US6326698(B1) | 2001-12-01 | Akram | Applicant |
| US6329222(B1) | 2001-12-01 | Corisis et al. | Applicant |
| US6329632(B1) | 2001-12-01 | Fournier et al. | Applicant |
| US6331221(B1) | 2001-12-01 | Cobbley | Applicant |
| US6341009(B1) | 2002-01-01 | O'Connor et al. | Applicant |
| US6344976(B1) | 2002-02-01 | Schoenfeld et al. | Applicant |
| US6351027(B1) | 2002-02-01 | Giboney et al. | Applicant |
| US6359254(B1) | 2002-03-01 | Brown | Applicant |
| US6359328(B1) | 2002-03-01 | Dubin | Applicant |
| US6372548(B2) | 2002-04-01 | Bessho et al. | Applicant |
| US6391770(B2) | 2002-05-01 | Kosaki et al. | Applicant |
| US6406636(B1) | 2002-06-01 | Vaganov | Applicant |
| US6407381(B1) | 2002-06-01 | Glenn et al. | Applicant |
| US6411439(B2) | 2002-06-01 | Nishikawa et al. | Applicant |
| US6433303(B1) | 2002-08-01 | Liu et al. | Applicant |
| US6437284(B1) | 2002-08-01 | Okamoto et al. | Applicant |
| US6437441(B1) | 2002-08-01 | Yamamoto et al. | Applicant |
| US6437586(B1) | 2002-08-01 | Robinson | Applicant |
| US6441487(B2) | 2002-08-01 | Elenius et al. | Applicant |
| US6452270(B1) | 2002-09-01 | Huang et al. | Applicant |
| US6457515(B1) | 2002-10-01 | Vafai et al. | Applicant |
| US6459039(B1) | 2002-10-01 | Bezama et al. | Applicant |
| US6468889(B1) | 2002-10-01 | Iacoponi et al. | Applicant |
| US6483044(B1) | 2002-11-01 | Ahmad | Applicant |
| US6483652(B2) | 2002-11-01 | Nakamura et al. | Applicant |
| US6486083(B1) | 2002-11-01 | Mizuno et al. | Applicant |
| US6486549(B1) | 2002-11-01 | Chiang et al. | Applicant |
| US6503780(B1) | 2003-01-01 | Glenn et al. | Applicant |
| US6521516(B2) | 2003-02-01 | Monzon et al. | Applicant |
| US6521530(B2) | 2003-02-01 | Peters et al. | Applicant |
| US6534192(B1) | 2003-03-01 | Abys et al. | Applicant |
| US6534863(B2) | 2003-03-01 | Walker et al. | Applicant |
| US6541762(B2) | 2003-04-01 | Kang et al. | Applicant |
| US6545563(B1) | 2003-04-01 | Smith | Applicant |
| US6555782(B2) | 2003-04-01 | Isaji et al. | Applicant |
| US6560047(B2) | 2003-05-01 | Choi et al. | Applicant |
| US6566745(B1) | 2003-05-01 | Beyne et al. | Applicant |
| US6569711(B1) | 2003-05-01 | Susko et al. | Applicant |
| US6569777(B1) | 2003-05-01 | Hsu et al. | Applicant |
| US6572606(B2) | 2003-06-01 | Kliewer et al. | Applicant |
| US6576531(B2) | 2003-06-01 | Peng et al. | Applicant |
| US6580174(B2) | 2003-06-01 | McCormick et al. | Applicant |
| US6582987(B2) | 2003-06-01 | Jun et al. | Applicant |
| US6593644(B2) | 2003-07-01 | Chiu et al. | Applicant |
| US6599436(B1) | 2003-07-01 | Matzke et al. | Applicant |
| US6603183(B1) | 2003-08-01 | Hoffman | Applicant |
| US6606251(B1) | 2003-08-01 | Kenny, Jr. et al. | Applicant |
| US6614033(B2) | 2003-09-01 | Suguro et al. | Applicant |
| US6614092(B2) | 2003-09-01 | Eldridge et al. | Applicant |
| US6617623(B2) | 2003-09-01 | Rhodes | Applicant |
| US6620031(B2) | 2003-09-01 | Renteln | Applicant |
| US6620731(B1) | 2003-09-01 | Farnworth et al. | Applicant |
| US6621045(B1) | 2003-09-01 | Liu et al. | Applicant |
| US6638410(B2) | 2003-10-01 | Chen et al. | Applicant |
| US6653236(B2) | 2003-11-01 | Wai et al. | Applicant |
| US6658818(B2) | 2003-12-01 | Kurth et al. | Applicant |
| US6660622(B2) | 2003-12-01 | Chen et al. | Applicant |
| US6660630(B1) | 2003-12-01 | Chang et al. | Applicant |
| US6661047(B2) | 2003-12-01 | Rhodes | Applicant |
| US6664485(B2) | 2003-12-01 | Bhatt et al. | Applicant |
| US6667551(B2) | 2003-12-01 | Hanaoka et al. | Applicant |
| US6670986(B1) | 2003-12-01 | Shoshan et al. | Applicant |
| US6680459(B2) | 2004-01-01 | Kanaya et al. | Applicant |
| US6686588(B1) | 2004-02-01 | Webster et al. | Applicant |
| US6699787(B2) | 2004-03-01 | Mashino et al. | Applicant |
| US6703310(B2) | 2004-03-01 | Mashino et al. | Applicant |
| US6708405(B2) | 2004-03-01 | Hasler et al. | Applicant |
| US6734419(B1) | 2004-05-01 | Glenn et al. | Applicant |
| US6746971(B1) | 2004-06-01 | Ngo et al. | Applicant |
| US6756564(B2) | 2004-06-01 | Tian | Applicant |
| US6759266(B1) | 2004-07-01 | Hoffman | Applicant |
| US6770958(B2) | 2004-08-01 | Wang et al. | Applicant |
| US6774486(B2) | 2004-08-01 | Kinsman | Applicant |
| US6777244(B2) | 2004-08-01 | Pepper et al. | Applicant |
| US6778046(B2) | 2004-08-01 | Stafford et al. | Applicant |
| US6780749(B2) | 2004-08-01 | Masumoto et al. | Applicant |
| US6790775(B2) | 2004-09-01 | Fartash | Applicant |
| US6791076(B2) | 2004-09-01 | Webster | Applicant |
| US6795120(B2) | 2004-09-01 | Takagi et al. | Applicant |
| US6797616(B2) | 2004-09-01 | Kinsman | Applicant |
| US6800943(B2) | 2004-10-01 | Adachi | Applicant |
| US6809025(B2) | 2004-10-01 | Sandhu et al. | Applicant |
| US6809421(B1) | 2004-10-01 | Hayasaka et al. | Applicant |
| US6813154(B2) | 2004-11-01 | Diaz et al. | Applicant |
| US6818464(B2) | 2004-11-01 | Heschel et al. | Applicant |
| US6825127(B2) | 2004-11-01 | Ouellet et al. | Applicant |
| US6825458(B1) | 2004-11-01 | Moess et al. | Applicant |
| US6825557(B2) | 2004-11-01 | DiBattista et al. | Applicant |
| US6828175(B2) | 2004-12-01 | Wood et al. | Applicant |
| US6828223(B2) | 2004-12-01 | Chuang | Applicant |
| US6828663(B2) | 2004-12-01 | Chen et al. | Applicant |
| US6828674(B2) | 2004-12-01 | Karpman | Applicant |
| US6838377(B2) | 2005-01-01 | Tonami et al. | Applicant |
| US6844978(B2) | 2005-01-01 | Harden et al. | Applicant |
| US6852621(B2) | 2005-02-01 | Hanaoka et al. | Applicant |
| US6856023(B2) | 2005-02-01 | Muta et al. | Applicant |
| US6858891(B2) | 2005-02-01 | Farnworth et al. | Applicant |
| US6864172(B2) | 2005-03-01 | Noma et al. | Applicant |
| US6864457(B1) | 2005-03-01 | Alexander et al. | Applicant |
| US6867390(B2) | 2005-03-01 | Clauer et al. | Applicant |
| US6873054(B2) | 2005-03-01 | Miyazawa et al. | Applicant |
| US6882021(B2) | 2005-04-01 | Boon et al. | Applicant |
| US6885107(B2) | 2005-04-01 | Kinsman | Applicant |
| US6903012(B2) | 2005-06-01 | Geefay et al. | Applicant |
| US6903442(B2) | 2005-06-01 | Wood et al. | Applicant |
| US6910268(B2) | 2005-06-01 | Miller | Applicant |
| US6913952(B2) | 2005-07-01 | Moxham et al. | Examiner |
| US6916725(B2) | 2005-07-01 | Yamaguchi et al. | Applicant |
| US6934065(B2) | 2005-08-01 | Kinsman | Applicant |
| US6936536(B2) | 2005-08-01 | Sinha | Applicant |
| US6943056(B2) | 2005-09-01 | Nemoto et al. | Applicant |
| US6946325(B2) | 2005-09-01 | Yean et al. | Applicant |
| US6951627(B2) | 2005-10-01 | Li et al. | Applicant |
| US6953748(B2) | 2005-10-01 | Yamaguchi et al. | Applicant |
| US6970775(B2) | 2005-11-01 | Lederle et al. | Applicant |
| US6982487(B2) | 2006-01-01 | Kim et al. | Applicant |
| US7022609(B2) | 2006-04-01 | Yamamoto et al. | Applicant |
| US7023090(B2) | 2006-04-01 | Huang et al. | Applicant |
| US7029937(B2) | 2006-04-01 | Miyazawa et al. | Applicant |
| US7033927(B2) | 2006-04-01 | Cohen et al. | Applicant |
| US7041598(B2) | 2006-05-01 | Sharma | Applicant |
| US7045015(B2) | 2006-05-01 | Renn et al. | Applicant |
| US7083425(B2) | 2006-08-01 | Chong et al. | Applicant |
| US7084073(B2) | 2006-08-01 | Lee et al. | Applicant |
| US7091124(B2) | 2006-08-01 | Rigg et al. | Applicant |
| US7092284(B2) | 2006-08-01 | Braun et al. | Applicant |
| US7094677(B2) | 2006-08-01 | Yamamoto et al. | Applicant |
| US7109068(B2) | 2006-09-01 | Akram et al. | Applicant |
| US7151009(B2) | 2006-12-01 | Kim et al. | Applicant |
| US7164565(B2) | 2007-01-01 | Takeda | Applicant |
| US7166247(B2) | 2007-01-01 | Kramer | Applicant |
| US7170183(B1) | 2007-01-01 | Kim et al. | Applicant |
| US7183176(B2) | 2007-02-01 | Sankarapillai et al. | Applicant |
| US7183653(B2) | 2007-02-01 | Myers et al. | Applicant |
| US7186650(B1) | 2007-03-01 | Dakshina-Murthy | Applicant |
| US7190061(B2) | 2007-03-01 | Lee et al | Applicant |
| US7199050(B2) | 2007-04-01 | Hiatt | Applicant |
| US7217596(B2) | 2007-05-01 | Cobbley et al. | Applicant |
| US7217888(B2) | 2007-05-01 | Sunohara et al. | Applicant |
| US7232754(B2) | 2007-06-01 | Kirby et al. | Applicant |
| US7256073(B2) | 2007-08-01 | Noma et al. | Applicant |
| US7262134(B2) | 2007-08-01 | Kirby et al. | Applicant |
| US7262495(B2) | 2007-08-01 | Chen et al. | Applicant |
| US7265052(B2) | 2007-09-01 | Sinha | Applicant |
| US7317256(B2) | 2008-01-01 | Williams et al. | Applicant |
| US2001/0020739(A1) | 2001-09-01 | Honda | Applicant |
| US2002/0005583(A1) | 2002-01-01 | Harada et al. | Applicant |
| US2002/0006687(A1) | 2002-01-01 | Lam | Applicant |
| US2002/0020898(A1) | 2002-02-01 | Vu et al. | Applicant |
| US2002/0027293(A1) | 2002-03-01 | Hoshino | Applicant |
| US2002/0057468(A1) | 2002-05-01 | Segawa et al. | Applicant |
| US2002/0059722(A1) | 2002-05-01 | Murakami | Applicant |
| US2002/0060208(A1) | 2002-05-01 | Liu et al. | Applicant |
| US2002/0089025(A1) | 2002-07-01 | Chou | Applicant |
| US2002/0094607(A1) | 2002-07-01 | Gebauer et al. | Applicant |
| US2002/0096729(A1) | 2002-07-01 | Tu et al. | Applicant |
| US2002/0113296(A1) | 2002-08-01 | Cho et al. | Applicant |
| US2002/0130390(A1) | 2002-09-01 | Ker et al. | Applicant |
| US2002/0145676(A1) | 2002-10-01 | Kuno et al. | Applicant |
| US2002/0190371(A1) | 2002-12-01 | Mashino et al. | Applicant |
| US2003/0014895(A1) | 2003-01-01 | Lizotte | Applicant |
| US2003/0042564(A1) | 2003-03-01 | Taniguchi et al. | Applicant |
| US2003/0062601(A1) | 2003-04-01 | Harnden et al. | Applicant |
| US2003/0119308(A1) | 2003-06-01 | Geefay et al. | Applicant |
| US2003/0148597(A1) | 2003-08-01 | Tan et al. | Applicant |
| US2003/0216023(A1) | 2003-11-01 | Wark et al. | Applicant |
| US2004/0004280(A1) | 2004-01-01 | Shibata | Applicant |
| US2004/0012698(A1) | 2004-01-01 | Suda et al. | Applicant |
| US2004/0018712(A1) | 2004-01-01 | Plas et al. | Applicant |
| US2004/0023447(A1) | 2004-02-01 | Hirakata et al. | Applicant |
| US2004/0023469(A1) | 2004-02-01 | Suda | Applicant |
| US2004/0038442(A1) | 2004-02-01 | Kinsman | Applicant |
| US2004/0041261(A1) | 2004-03-01 | Kinsman | Applicant |
| US2004/0043607(A1) | 2004-03-01 | Farnworth et al. | Applicant |
| US2004/0046251(A1) | 2004-03-01 | Lee | Applicant |
| US2004/0073607(A1) | 2004-04-01 | Su et al. | Applicant |
| US2004/0082094(A1) | 2004-04-01 | Yamamoto | Applicant |
| US2004/0087441(A1) | 2004-05-01 | Bock et al. | Applicant |
| US2004/0094389(A1) | 2004-05-01 | Boyce | Applicant |
| US2004/0137661(A1) | 2004-07-01 | Murayama | Applicant |
| US2004/0137701(A1) | 2004-07-01 | Takao | Applicant |
| US2004/0141536(A1) | 2004-07-01 | Liu et al. | Applicant |
| US2004/0159668(A1) | 2004-08-01 | Vasiadis | Applicant |
| US2004/0159958(A1) | 2004-08-01 | Funaki | Applicant |
| US2004/0178491(A1) | 2004-09-01 | Akram et al. | Applicant |
| US2004/0180539(A1) | 2004-09-01 | Yamamoto et al. | Applicant |
| US2004/0192033(A1) | 2004-09-01 | Hara | Applicant |
| US2004/0198033(A1) | 2004-10-01 | Lee et al. | Examiner |
| US2004/0198040(A1) | 2004-10-01 | Geefay et al. | Applicant |
| US2004/0214373(A1) | 2004-10-01 | Jiang et al. | Applicant |
| US2004/0219342(A1) | 2004-11-01 | Boggs et al. | Applicant |
| US2004/0219763(A1) | 2004-11-01 | Kim et al. | Applicant |
| US2004/0222082(A1) | 2004-11-01 | Gopalraja et al. | Applicant |
| US2004/0245649(A1) | 2004-12-01 | Imaoka | Applicant |
| US2004/0255258(A1) | 2004-12-01 | Li | Applicant |
| US2004/0262753(A1) | 2004-12-01 | Kashiwazaki | Applicant |
| US2005/0026443(A1) | 2005-02-01 | Goo et al. | Applicant |
| US2005/0037608(A1) | 2005-02-01 | Andricacos et al. | Applicant |
| US2005/0046002(A1) | 2005-03-01 | Lee et al. | Applicant |
| US2005/0052751(A1) | 2005-03-01 | Liu et al. | Applicant |
| US2005/0064707(A1) | 2005-03-01 | Sinha | Applicant |
| US2005/0067620(A1) | 2005-03-01 | Chan et al. | Applicant |
| US2005/0069782(A1) | 2005-03-01 | Elenius et al. | Applicant |
| US2005/0101116(A1) | 2005-05-01 | Tseng | Applicant |
| US2005/0104228(A1) | 2005-05-01 | Rigg et al. | Applicant |
| US2005/0106834(A1) | 2005-05-01 | Andry et al. | Applicant |
| US2005/0110095(A1) | 2005-05-01 | Shih et al. | Applicant |
| US2005/0110889(A1) | 2005-05-01 | Tuttle et al. | Applicant |
| US2005/0127478(A1) | 2005-06-01 | Hiatt et al. | Applicant |
| US2005/0136646(A1) | 2005-06-01 | Larnerd et al. | Applicant |
| US2005/0139390(A1) | 2005-06-01 | Kim et al. | Applicant |
| US2005/0150683(A1) | 2005-07-01 | Farnworth et al. | Examiner |
| US2005/0151228(A1) | 2005-07-01 | Tanida et al. | Applicant |
| US2005/0164500(A1) | 2005-07-01 | Lindgren | Applicant |
| US2005/0184219(A1) | 2005-08-01 | Kirby | Applicant |
| US2005/0191861(A1) | 2005-09-01 | Verhaverbeke | Applicant |
| US2005/0194169(A1) | 2005-09-01 | Tonomura | Applicant |
| US2005/0208766(A1) | 2005-09-01 | Kirby et al. | Applicant |
| US2005/0236708(A1) | 2005-10-01 | Farnworth et al. | Applicant |
| US2005/0247894(A1) | 2005-11-01 | Watkins et al. | Applicant |
| US2005/0253213(A1) | 2005-11-01 | Jiang et al. | Applicant |
| US2005/0254133(A1) | 2005-11-01 | Akram et al. | Applicant |
| US2005/0258530(A1) | 2005-11-01 | Vindasius et al. | Applicant |
| US2005/0272221(A1) | 2005-12-01 | Yen et al. | Applicant |
| US2005/0275048(A1) | 2005-12-01 | Farnworth et al. | Applicant |
| US2005/0275049(A1) | 2005-12-01 | Kirby et al. | Applicant |
| US2005/0275051(A1) | 2005-12-01 | Farnworth et al. | Applicant |
| US2005/0275750(A1) | 2005-12-01 | Akram et al. | Applicant |
| US2005/0277293(A1) | 2005-12-01 | Kim et al. | Applicant |
| US2005/0282374(A1) | 2005-12-01 | Hwang et al. | Applicant |
| US2005/0285154(A1) | 2005-12-01 | Akram et al. | Applicant |
| US2006/0003566(A1) | 2006-01-01 | Emesh | Applicant |
| US2006/0011809(A1) | 2006-01-01 | Farnworth et al. | Applicant |
| US2006/0014313(A1) | 2006-01-01 | Hall et al. | Applicant |
| US2006/0023107(A1) | 2006-02-01 | Bolken et al. | Applicant |
| US2006/0024856(A1) | 2006-02-01 | Derderian et al. | Applicant |
| US2006/0035402(A1) | 2006-02-01 | Street et al. | Applicant |
| US2006/0035415(A1) | 2006-02-01 | Wood et al. | Applicant |
| US2006/0038183(A1) | 2006-02-01 | Oliver | Applicant |
| US2006/0038272(A1) | 2006-02-01 | Edwards | Applicant |
| US2006/0040421(A1) | 2006-02-01 | Farnworth et al. | Applicant |
| US2006/0040428(A1) | 2006-02-01 | Johnson | Applicant |
| US2006/0042952(A1) | 2006-03-01 | Oliver et al. | Applicant |
| US2006/0043262(A1) | 2006-03-01 | Akram | Applicant |
| US2006/0043509(A1) | 2006-03-01 | Watkins et al. | Applicant |
| US2006/0043512(A1) | 2006-03-01 | Oliver et al. | Applicant |
| US2006/0043569(A1) | 2006-03-01 | Benson et al. | Applicant |
| US2006/0043599(A1) | 2006-03-01 | Akram et al. | Applicant |
| US2006/0044433(A1) | 2006-03-01 | Akram | Applicant |
| US2006/0046332(A1) | 2006-03-01 | Derderian et al. | Applicant |
| US2006/0046438(A1) | 2006-03-01 | Kirby | Applicant |
| US2006/0046468(A1) | 2006-03-01 | Akram et al. | Applicant |
| US2006/0046471(A1) | 2006-03-01 | Kirby et al. | Applicant |
| US2006/0046537(A1) | 2006-03-01 | Chong et al. | Applicant |
| US2006/0057776(A1) | 2006-03-01 | Tao | Applicant |
| US2006/0057836(A1) | 2006-03-01 | Nagarajan et al. | Applicant |
| US2006/0148250(A1) | 2006-07-01 | Kirby | Applicant |
| US2006/0151880(A1) | 2006-07-01 | Tang et al. | Applicant |
| US2006/0154153(A1) | 2006-07-01 | Chiang et al. | Applicant |
| US2006/0160367(A1) | 2006-07-01 | Wai et al. | Applicant |
| US2006/0177999(A1) | 2006-08-01 | Hembree et al. | Applicant |
| US2006/0180941(A1) | 2006-08-01 | Kirby et al. | Applicant |
| US2006/0186097(A1) | 2006-08-01 | Watkins et al. | Applicant |
| US2006/0191882(A1) | 2006-08-01 | Watkins et al. | Applicant |
| US2006/0199363(A1) | 2006-09-01 | Kirby et al. | Applicant |
| US2006/0204651(A1) | 2006-09-01 | Wai et al. | Applicant |
| US2006/0208360(A1) | 2006-09-01 | Yiu et al. | Applicant |
| US2006/0216862(A1) | 2006-09-01 | Rigg et al. | Applicant |
| US2006/0223301(A1) | 2006-10-01 | Vanhaelemeersch et al. | Applicant |
| US2006/0240687(A1) | 2006-10-01 | Chong et al. | Applicant |
| US2006/0252254(A1) | 2006-11-01 | Basol | Applicant |
| US2006/0252262(A1) | 2006-11-01 | Kazemi | Applicant |
| US2006/0255443(A1) | 2006-11-01 | Hwang et al. | Applicant |
| US2006/0264041(A1) | 2006-11-01 | Rigg et al. | Applicant |
| US2006/0270108(A1) | 2006-11-01 | Farnworth et al. | Applicant |
| US2006/0278979(A1) | 2006-12-01 | Rangel | Applicant |
| US2006/0278980(A1) | 2006-12-01 | Trezza et al. | Applicant |
| US2006/0278988(A1) | 2006-12-01 | Trezza et al. | Applicant |
| US2006/0281224(A1) | 2006-12-01 | Edelstein et al. | Applicant |
| US2006/0281243(A1) | 2006-12-01 | Trezza | Applicant |
| US2006/0289967(A1) | 2006-12-01 | Heck et al. | Applicant |
| US2006/0289968(A1) | 2006-12-01 | Sulfridge | Applicant |
| US2006/0290001(A1) | 2006-12-01 | Sulfridge | Applicant |
| US2006/0292877(A1) | 2006-12-01 | Lake | Applicant |
| US2007/0004079(A1) | 2007-01-01 | Geefay et al. | Applicant |
| US2007/0012655(A1) | 2007-01-01 | Kwon et al. | Applicant |
| US2007/0020805(A1) | 2007-01-01 | Kim et al. | Applicant |
| US2007/0020935(A1) | 2007-01-01 | Taylor et al. | Applicant |
| US2007/0023121(A1) | 2007-02-01 | Jones et al. | Applicant |
| US2007/0032061(A1) | 2007-02-01 | Farnworth et al. | Applicant |
| US2007/0035033(A1) | 2007-02-01 | Ozguz et al. | Applicant |
| US2007/0037379(A1) | 2007-02-01 | Enquist et al. | Applicant |
| US2007/0042598(A1) | 2007-02-01 | Park | Applicant |
| US2007/0045120(A1) | 2007-03-01 | Tiwari et al. | Applicant |
| US2007/0045388(A1) | 2007-03-01 | Farnworth et al. | Applicant |
| US2007/0045515(A1) | 2007-03-01 | Farnworth et al. | Applicant |
| US2007/0045632(A1) | 2007-03-01 | Oliver et al. | Applicant |
| US2007/0045779(A1) | 2007-03-01 | Hiatt | Applicant |
| US2007/0045806(A1) | 2007-03-01 | Hsuan | Applicant |
| US2007/0045812(A1) | 2007-03-01 | Heng | Applicant |
| US2007/0045826(A1) | 2007-03-01 | Lee et al. | Applicant |
| US2007/0045834(A1) | 2007-03-01 | Chong et al. | Applicant |
| US2007/0048896(A1) | 2007-03-01 | Andry et al. | Applicant |
| US2007/0048994(A1) | 2007-03-01 | Tuttle | Applicant |
| US2007/0049016(A1) | 2007-03-01 | Hiatt et al. | Applicant |
| US2007/0049019(A1) | 2007-03-01 | Wai et al. | Applicant |
| US2007/0057028(A1) | 2007-03-01 | Lake et al. | Applicant |
| US2007/0077753(A1) | 2007-04-01 | Iwatake et al. | Applicant |
| US2007/0082427(A1) | 2007-04-01 | Shirahama et al. | Applicant |
| US2007/0096263(A1) | 2007-05-01 | Furukawa et al. | Applicant |
| US2007/0099395(A1) | 2007-05-01 | Sridhar et al. | Applicant |
| US2007/0111386(A1) | 2007-05-01 | Kim et al. | Applicant |
| US2007/0138562(A1) | 2007-06-01 | Trezza | Applicant |
| US2007/0145563(A1) | 2007-06-01 | Punzalan et al. | Applicant |
| US2007/0152342(A1) | 2007-07-01 | Tsao et al. | Applicant |
| US2007/0155997(A1) | 2007-07-01 | Li et al. | Applicant |
| US2007/0158839(A1) | 2007-07-01 | Trezza | Applicant |
| US2007/0158853(A1) | 2007-07-01 | Sinha | Applicant |
| US2007/0161235(A1) | 2007-07-01 | Trezza | Applicant |
| US2007/0166991(A1) | 2007-07-01 | Sinha | Applicant |
| US2007/0166997(A1) | 2007-07-01 | Knorr | Applicant |
| US2007/0167004(A1) | 2007-07-01 | Trezza | Applicant |
| US2007/0170574(A1) | 2007-07-01 | Lauxtermann et al. | Applicant |
| US2007/0178694(A1) | 2007-08-01 | Hiatt | Applicant |
| US2007/0182020(A1) | 2007-08-01 | Trezza et al. | Applicant |
| US2007/0190803(A1) | 2007-08-01 | Singh et al. | Applicant |
| US2007/0197013(A1) | 2007-08-01 | Trezza | Applicant |
| US2007/0202617(A1) | 2007-08-01 | Hembree | Applicant |
| US2007/0222050(A1) | 2007-09-01 | Lee et al. | Applicant |
| US2007/0222054(A1) | 2007-09-01 | Hembree | Applicant |
| US2007/0228576(A1) | 2007-10-01 | Trezza | Applicant |
| US2007/0228926(A1) | 2007-10-01 | Teo et al. | Applicant |
| US2007/0262424(A1) | 2007-11-01 | Hiatt | Applicant |
| US2007/0267138(A1) | 2007-11-01 | White et al. | Applicant |
| US2007/0281473(A1) | 2007-12-01 | Clark et al. | Applicant |
| US2007/0293040(A1) | 2007-12-01 | Emesh et al. | Applicant |
| US2008/0006850(A1) | 2008-01-01 | Ribnicek et al. | Applicant |
| US2008/0050904(A1) | 2008-02-01 | Lake | Applicant |
| US2008/0050911(A1) | 2008-02-01 | Borthakur | Applicant |
| US2008/0079120(A1) | 2008-04-01 | Foster et al. | Applicant |
| US2008/0079121(A1) | 2008-04-01 | Han | Applicant |
| US2008/0081386(A1) | 2008-04-01 | Raravikar et al. | Applicant |
| US2008/0081398(A1) | 2008-04-01 | Lee et al. | Applicant |
| EP127946 | 1984-12-01 | Applicant | |
| EP1087648(A2) | 2001-03-01 | Applicant | |
| EP1157967 | 2001-11-01 | Applicant | |
| EP1415950(A2) | 2004-05-01 | Applicant | |
| JP63052432 | 1988-03-01 | Applicant | |
| JP2235589 | 1990-09-01 | Applicant | |
| JP2001077496 | 2001-03-01 | Applicant | |
| JP2001298147 | 2001-10-01 | Applicant | |
| JP2005093980 | 2005-04-01 | Applicant | |
| JP2005310817 | 2005-11-01 | Applicant | |
| KR20020022122 | 2002-03-01 | Applicant | |
| KR20020061812 | 2002-07-01 | Applicant | |
| WO-2004054001 | 2004-06-01 | Applicant | |
| WO2004109770(A2) | 2004-12-01 | Applicant | |
| WO-2005022965 | 2005-03-01 | Applicant | |
| WO-2005036940 | 2005-04-01 | Applicant | |
| WO-2006053036 | 2006-05-01 | Applicant | |
| WO-2006124597 | 2006-11-01 | Applicant | |
| WO-2007025813 | 2007-03-01 | Applicant | |
| WO-2007043718 | 2007-04-01 | Applicant |
Non-Patent Literature (37)
- U.S. Appl. No. 11/966,824, filed Dec. 28, 2007, Pratt et al.Applicant
- Arunasalam, P. et al., “Thermo-Mechanical Analysis of Thru-Silicon-Via Based High Density Compliant Interconnect,” Electronic Components and Technology Conference, 2007, ECTC '07, Proceedings, 57th, May 29, 2007 - Jun. 1, 2007, pp. 1179-1185.Applicant
- Bernstein, K. et al., “Interconnects in the Third Dimension: Design Challenges for 3D ICs,” Design Automation Conference, 2007, DAC '07, 44th ACM/IEEE, Jun. 4-8, 2007, pp. 562-567.Applicant
- Cheung, T.S.D. et al., “On-Chip Interconnect for mm-Wave Applications Using an All-Copper Technology and Wavelength Reduction,” 2003 IEEE International Solid-State Circuits Conference.Applicant
- Chou, Bill et al., “Ultra Via Substrate for Advanced BGA Applications,” Pan Pacific Symposium, Jan. 25, 2000, <http://www.smta.org/files/PanPac00-ChouBill.pdf>.Applicant
- Lee, T.K. et al., “A Novel Joint-in-Via Flip-Chip Chip-Scale Package,” IEEE Transactions on Advanced Packaging, vol. 29, No. 1, pp. 186-194, Feb. 2006.Applicant
- Schaper, L. et al., “Integrated System Development for 3-D VLSI,” Electronic Components and Technology Conference, 2007, ECTC '07, Proceedings, 57th, May 29, 2007- Jun. 1, 2007, pp. 853-857.Applicant
- Tezcan, D.S. et al., “Sloped Through Wafer Vias for 3D Wafer Level Packaging,” Electronic Components and Technology Conference, 2007, ECTC '07, Proceedings, 57th, May 29, 2007 - Jun. 1, 2007, pp. 643-647.Applicant
- Trigas, C., “System-In-Package or System-On-Chip?,” EE Times, Sep. 19, 2003, <http://www.eetimes.com/story/OEG20030919S0049>.Applicant
- U.S. Appl. No. 11/774,419, filed Jul. 6, 2007, Hutto.Applicant
- U.S. Appl. No. 11/514,568, filed Aug. 31, 2006, Tuttle.Applicant
- U.S. Appl. No. 11/863,579, filed Sep. 28, 2007, Kheng.Applicant
- U.S. Appl. No. 11/951,751, filed Dec. 6, 2007, Sulfridge.Applicant
- U.S. Appl. No. 11/513,661, filed Aug. 30, 2006, Pratt.Applicant
- U.S. Appl. No. 11/848, 836, filed Aug. 31, 2007, Jeung et al.Applicant
- Aachboun, S. and P. Ranson, “Cryogenic etching of deep narrow trenches in silicon,” J. Vac. Sci. Technol. A 18(4), Jul./Aug. 2000, pp. 1848-1852.Applicant
- Aachboun, S. and P. Ranson, “Deep anisotropic etching of silicon,” J. Vac. Sci. Technol. A 17(4), Jul./Aug. 1999, pp. 2270-2273.Applicant
- Hirafune, S. et al., “Packaging Technology for Imager Using Through-hole Interconnection in Si Substrate,” Proceeding of HDP'04, IEEE, pp. 303-306, Jul. 2004.Applicant
- Kyocera Corporation, Memory Package, 1 page, retrieved from the Internet on Dec. 3, 2004, <http://global.kyocera.com/prdct/semicon/ic—pkg/memory—p.html>.Applicant
- Lee, Rex A. et al., “Laser Created Silicon Vias for Stacking Dies in MCMs,” IEEE/CHMT IEMT Symposium, 1991, pp. 262-265.Applicant
- Rasmussen, F.E., et al., “Fabrication of High Aspect Ratio Through-Wafer Vias in CMOS Wafers for 3-D Packaging Applications,” The 12th International Conference on Solid State Sensors, Actuators and Microsystems, Boston, Jun. 8-12, 2003.Applicant
- Savastiouk, S. et al., “Thru-silicon interconnect technology,” 26th IEEE/CPMT International Electronics Manufacturing Technology Symposium, 2000, abstract.Applicant
- Takahashi, K. et al., “Through Silicon Via and 3-D Wafer/Chip Stacking Technology,” 2006 Symposium on VLSI Circuits Digest of Technical Papers.Applicant
- Takizawa, T. et al., “Conductive Interconnections Through Thick Silicon Substrates for 3D Packaging,” The Fifteenth International Conference on Micro Electro Mechanical Systems, Las Vegas, Jan. 20-24, 2002.Applicant
- XSiL, Via Applications, 1 page, <http://www.xsil.com/viaapplications/index.htm>, retrieved from the Internet on Jul. 22, 2003.Applicant
- XSiL, xise200 for vies and micro-machining, <http://www.xsil.com/products/index/html>, retrieved from the Internet on Aug. 16, 2003.Applicant
- XSiL, Vias for 3D Packaging, 1 page, <http://www.xsil.com/viaapplications/3dpackaging/index.htm>, retrieved from the Internet on Jul. 22, 2003.Applicant
- Yamamoto, S. et al., “Si Through-Hole Interconnections Filled with Au-Sn Solder by Molten Metal Suction Method,” pp. 642-645, IEEE, MEMS-03 Kyoto, The Sixteenth Annual International Conference on Micro Electro Mechanical Systems, Jan. 2003, ISBN 0-7803-7744-3.Applicant
- Blackburn, J.M. et al., “Deposition of Conformal Copper and Nickel Films from Supercritical Carbon Dioxide,” Science, vol. 94, Oct. 2001, pp. 141-145.Applicant
- De Boer, M.J. et al., “Micromachining of Buried Micro Channels in Silicon,” Journal of Microelectromechanical Systems, vol. 9, No. 1, Mar. 2000, IEEE, ISSN: 1057-7157.Applicant
- Jang, D.M. et al., “Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV),” Proceedings of the 57th Electronic Components and Technology Conference, IEEE, May 29 2007 - Jun. 1 2007, pp. 847-852, ISBN: 1-4244-0985-3.Applicant
- Keigler, A. et al., “Enabling 3-D Design,” Semiconductor International, Aug. 2007.Applicant
- Kim, J.Y. et al., “S-RCAT (Sphere-shaped-Recess-Channel-Array Transistor) Technology for 70nm DRAM Feature Size and Beyond,” 2005 Symposium on VLSI Technology, Digest of Technical Papers, Jun. 14-16, 2005, pp. 34-35, IEEE, ISBN: 4-900784-02-8.Applicant
- Lee, H.M. et al., Abstract of “Abatement of Sulfur Hexaflouride Emissions from the Semiconductor Manufacturing Process by Atmospheric-Pressure Plasmas,” 1 page, Aug. 2004, <http:www.awma.org/journal/ShowAbstract.asp? Year=&PaperlD=1256>.Applicant
- Morrow, P.R. et al., “Three-Dimensional Wafer Stacking Via Cu-Cu Bonding Integrated With 65-nm Strained-Si/ Low-k CMOS Technology,” IEEE Electron Device Letters, vol. 27, No. 5, pp. 335-337, May 2006, ISBN: 0741-3106.Applicant
- Thomas, D.J. et al., “Etching of Vias and Trenches Through Low k Dielectrics with Feature Sizes Down to 0.1 mm Using M0RIO High Density Plasmas,” presented at the 197th Meeting of the Electrochemical Society, Toronto 2000, <http://www.trikon.com/pdfs/ECS2b.pdf>.Applicant
- Search Report and Written Opinion for Singapore Application No. 200505627-0, Jul. 11, 2008.Applicant