US 6,614,092 B2Grant
Microelectronic device package with conductive elements and associated method of manufacture
Issue Date:2003-09-02
•31 Claims
•6 Drawing Sheets
Abstract
A microelectronic device package and method for manufacture. In one embodiment, the device package can include a microelectronic substrate having first and second device features, a conductive link that includes a conductive material extending between the first and second device features, and an external cover attached to the substrate and at least partially enclosing the first and second device features and the conductive link. The external cover can have a composition substantially identical to the composition of the conductive links and the external cover can be formed simultaneously with formation of the conductive link to reduce the number of process steps required to form the microelectronic device package. A sacrificial material can temporarily support the conductive link during manufacture and can subsequently be removed to suspend at least a portion of the conductive link between two points.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- Jerome M. Eldridge
- Paul A. Farrar
Application Information
Application Number:US 09/927,302
Filing Date:2001-08-10
Priority Date:2000-08-16
Art Unit:7
Classifications
IPC:
H01L 2900
Field of Search:
257522257506257410257276257758257759257776
Patent Drawings (6 sheets)
Description
Cross Reference to Related Applications
[0002] This application is a divisional of pending U.S. patent application Ser. No. 09/640,149, filed on Aug. 16, 2000.
Technical Field
[0003] This invention relates to microelectronic device packages having heat and/or current conducting structures, and methods for manufacturing and processing such packages.
Background of the Invention
[0004] Packaged microelectronic assemblies, such as memory chips and microprocessor chips, typically include a microelectronic substrate die encased in a plastic, ceramic, or metal protective covering. The die includes functional devices or features, such as memory cells, processor circuits, and interconnecting wiring. The die also typically includes bond pads electrically coupled to the functional devices. The bond pads can be coupled to pins or other types of terminals that extend outside the protective covering for connecting to busses, circuits and/or other microelectronic assemblies.
[0005] As the size of microelectronic device packages decreases to allow the packages to fit into more compact electronic products (such as mobile phones and laptop computers), the distances between adjacent functional devices and between adjacent interconnecting wires decreases. As these distances decrease, the likelihood for capacitive coupling between adjacent structures increases, which can impair or reduce the maximum performance of the packaged microelectronic device.
[0006] One approach to decreasing the capacitance between neighboring wires within the die is to reduce the dielectric constant of the solid material between the wires. For example, polyimides (having a dielectric constant of 3.5) have been used to replace silicon dioxide (having a dielectric constant of 4). A more substantial reduction in the dielectric constant is obtained by replacing the solid insulating material typically positioned between layers of the wiring with a gas, such as air. For example, U.S. Pat. No. 5,891,797 to Farrar and U.S. Pat. No. 5,324,683 to Fitch et al. disclose a process for building successive layers of wiring on a semiconductor substrate by temporarily supporting the wires with sacrificial filler material, and then removing the filler material from around the wires by etching or a plasma process to form suspended “air bridges” that conduct electrical signals from one part of the device package to another. The wires can be formed in the filler material using a dual damascene process, such as is disclosed in U.S. Pat. No. 4,962,058 to Cronin et al. The support material can include a resist material, as disclosed in U.S. Pat. No. 5,593,926 to Fujihiri, that can be removed by etching processes (such as the processes disclosed in U.S. Pat. No. 4,561,173 to Te Velde) or evaporative processes (such as the processes disclosed in U.S. Pat. No. 5,408,742 to Zaidel et al.). U.S. Pat. Nos. 5,891,797; 5,324,683; 4,962,058; 5,593,926; 4,561,173; and 5,408,742 are herein incorporated in their entirety by reference.
[0007] It can be shown that the maximum unsupported link of an air bridge in an integrated circuit is governed by the following equation:
[0008] where
[0009] L=the unsupported bridge length
[0010] E=the modular elasticity of the bridge material
[0011] δ=the maximum allowable deflection of the bridge
[0012] ρ=the density of the bridge material
[0013] h=the vertical thickness of the bridge
[0014] As microelectronic devices become smaller, the thicknesses of the bridges and the distances between adjacent bridges also become smaller. To prevent the bridges from sagging into each other, the maximum unsupported length of each bridge decreases. For example, if the bridge is made of an aluminum copper silicon alloy (which has a module of elasticity of 71 GPa and a density of 2.79 Mg/m3), has a maximum allowable deflection of 5,000 angstroms (including a safety factor), and a thickness of 10,000 angstroms, the maximum unsupported bridge length is approximately 1.6 millimeters. If the maximum allowable deflection is decreased to 2,500 angstroms, and the bridge thickness is reduced to 5,000 angstroms, the maximum unsupported bridge length is approximately 1 millimeter. If the maximum allowable deflection is further decreased to 1,500 angstroms, the maximum allowable unsupported length is approximately 0.6 millimeters. Because current chips typically measure over 1 centimeter along an edge, it becomes increasingly difficult to reduce the thickness of the bridges and the spacing between bridges without supporting the bridges at such frequent intervals that the benefits of unsupported bridge segments (e.g., the reduced dielectric constant of the material adjacent to the bridge) are lost.
[0015] Furthermore, as the bridge thickness (and therefore the cross-section of the conductive line forming the bridge) decreases, the resistivity of the wire forming the bridge increases. One approach to addressing this drawback is to reduce the bulk resistivity of the wire, for example, by replacing aluminum alloy wires with copper wires. However, copper has a significantly greater density than aluminum and aluminum alloys, and therefore has only 85% of the unsupported bridge length of an aluminum or aluminum alloy conductor.
[0016] Another problem with conventional air bridge designs is that the air adjacent to the wires typically has a lower thermal conductivity than the solid material it replaced. Accordingly, it can be more difficult to transfer heat from the packaged microelectronic device. As a result, the microelectronic device may be more likely to overheat, which can reduce the life expectancy and/or performance level of the device.
[0017] Still another problem with conventional air bridge designs is that several process steps are typically required to first form each layer of wiring in the microelectronic device, and then several additional process steps are required to package the device. Accordingly, the overall process of wiring and packaging the device can be expensive and susceptible to process variables and errors.
Summary
[0018] The present invention is directed toward microelectronic device packages and methods for forming such packages. A method in accordance with one aspect of the invention includes forming microelectronic device features at least proximate to a surface of a microelectronic substrate, simultaneously forming an external wall portion of the package and a conductive link coupled to at least one of the microelectronic device features, and removing a sacrificial material adjacent to the conductive link to suspend at least a portion of the conductive link between two points. The sacrificial material can include first components and second components arranged in layers to include etch stop layers of the second component disposed between layers of the first component. The method can further include selecting a material for the external wall portion to be the same as the material for the conductive link.
[0019] In one aspect of the invention, the package can be inverted before the sacrificial material is removed and solder balls can be coupled to a portion of the conductive link while the microelectronic substrate is in an inverted position. In still another aspect of the invention, the method can include forming a self-supporting internal heat transfer structure within the internal wall of the package, with at least a portion of the heat transfer structure being spaced apart from the microelectronic substrate and the external wall.
[0020] The invention is also directed toward a microelectronic device package. In one embodiment, the package can include a microelectronic substrate having first and second microelectronic device features, a conductive link that includes a conductive material extending between the first and second microelectronic device features, and an external cover attached to the substrate and at least partially enclosing the first and second microelectronic device features and the conductive link. In a further aspect of the invention, the external cover can have a composition substantially identical to a composition of the conductive link. The package can further include a removable sacrificial support material positioned between the conductive link and the microelectronic substrate. The sacrificial material can include a carbonaceous material or a polymer, and the conductive material can include copper or aluminum.
Brief Description of the Drawings
[0021] FIGS. 1A-1G are partially schematic, cross-sectional side elevational views depicting a process for forming a packaged microelectronic device having a first level of conductive structures in accordance with an embodiment of the invention.
[0022] FIG. 2 is a partially schematic, cross-sectional side elevational view of the device shown in FIG. 1G having a second level of conductive structures in accordance with an embodiment of the invention.
[0023] FIG. 3 is a partially schematic, cross-sectional side elevational view of the microelectronic device shown in FIG. 2 having a third level of conductive structures in accordance with an embodiment of the invention.
[0024] FIG. 4 is a partially schematic, cross-sectional side elevational view of the microelectronic device shown in FIG. 3 having a fourth level of conductive structures in accordance with an embodiment of the invention.
[0025] FIG. 5 is a partially schematic, cross-sectional side elevational view of the microelectronic device shown in FIG. 4 having bond pads in accordance with an embodiment of the invention.
[0026] FIG. 6 is a partially schematic, cross-sectional side elevational view of a packaged microelectronic device having internal conductive heat transfer structures in accordance with another embodiment of the invention.
Detailed Description
[0027] The present disclosure describes packaged microelectronic devices and methods for manufacturing such devices. Many specific details of certain embodiments of the invention are set forth in the following description and in FIGS. 1A-6 to provide a thorough understanding of these embodiments. One skilled in the art, however, will understand that the present invention may have additional embodiments, and the invention may be practiced without several of the details described below.
[0028] FIGS. 1A-1G illustrate a method for forming a portion of a microelectronic device package 60 in accordance with embodiment of the invention. Referring first to FIG. 1A, the package 60 can include a microelectronic substrate 20, such as a silicon substrate, having an upper surface 22 and a lower surface 23 opposite the upper surface 22. A plurality of device features 21 (such as memory cells, transistors, and/or processor components, shown schematically in FIG. 1A) are formed at the upper surface 22. Additional device features (not shown) may also be formed beneath the upper surface 22. The device features 21 can be connected to each other and to external terminals of the package 60 with suspended or partially suspended conductive links (described in greater detail below with reference to FIG. 1G). In one embodiment, the conductive links are grouped in discrete levels or strata, with a first level 46 positioned on the upper surface 22 of the substrate 20, and subsequent levels stacked on the first level 46.
[0029] In one aspect of this embodiment, the first level 46 is initially filled with a sacrificial support structure or mandrel 30. The sacrificial support structure 30 can include a lower level portion 30adisposed on the substrate upper surface 22 and an upper level portion 30bdisposed on the lower level portion 30a.Each level portion 30a,30bcan include a bulk support material 32 (shown as a lower support layer 32aand an upper support layer 32b) and an etch stop material 31 (shown as a lower etch stop layer 31aand an upper etch stop layer 31b). The etch stop material 31 can include an oxide (such as silicon dioxide), a nitride (such as silicon nitride) or other selectively removable materials. The bulk support material 32 can include carbon or a polymer (such as a photoresist material, a polyimide, parylene or parylene-C) so long as the bulk support material 32 is rigid enough to support the conductive links, but can also be easily removed from adjacent to the conductive links without damaging the conductive links, as described in greater detail below.
[0030] In another aspect of this embodiment, the lower support layer 32aand the lower etch stop layer 31ahave a combined height or thickness H1 that corresponds to the height of the gap beneath the suspended portions of the conductive links in the first level 46. The upper support layer 32band upper etch stop layer 31bhave a combined height or thickness H2 that corresponds to the thickness of the suspended portions of the conductive links in the first level 46.
[0031] In one embodiment, the conductive links and other conductive components are formed in the first level 46 using a dual damascene process. For example (referring now to FIG. 1B), upper level apertures 34bare etched into the upper etch stop layer 31busing a conventional mask and photoresist process. In FIG. 1C, the upper support layer 32bis etched to extend the upper level apertures 34bdown to the lower etch stop layer 31a.As shown in FIG. 1D, a second mask and photoresist process is used to form lower level apertures 34ain the lower etch stop layer 31a.As shown in FIG. 1E, the lower level apertures 34aare extended down to the upper surface 22 of the substrate 20 by etching through the lower support layer 32a.The lower level apertures 34aand the upper level apertures 34btogether define a plurality of cavities 35 extending entirely through the sacrificial support material 30. The cavities 35 include laterally extending cavities 35athat are generally parallel to the upper surface 22 of the substrate 20 and define the suspended portion of the conductive links. The cavities 35 also include vertical cavities 35b(defining vias of the conductive links) that couple the lateral cavities 35ato the device features 21. Additional vertical cavities 35cand 35ddefine conductive external wall portions and conductive internal support structures, respectively, of the package 60.
[0032] Referring now to FIG. 1F, a conductive material 40 is disposed on the device package 60 to fill in the gaps 35. The conductive material 40 can include copper, aluminum, gold, and/or silver, or the conductive material can include other conductive elements and/or compounds of these elements. In FIG. 1G, the conductive material 40 is planarized (for example, by chemical-mechanical planarization) or otherwise processed to remove excess conductive material 40 down to the level of the upper etch stop layer 31b.Accordingly, the conductive material 40 forms a plurality of electrically and thermally conductive structures 80. Each conductive structure 80 can include a first level portion in the first level 46 connected to corresponding portions in other levels (described below with reference to FIGS. 2-5). For example, the conductive structures 80 can include electrically conductive links 81 having first level portions 41 in the first level 46. The first level portions 41 can include via portions 41aextending transverse to the substrate upper surface 22, and bridge portions 41bextending generally parallel to the substrate upper surface 22.
[0033] The conductive structures 80 can further include an internal conductive support 83 with a first level portion 43 that extends transversely to the upper surface 22 within the package 60. The internal conductive support 83 can include a rib that extends a substantial distance transverse to the plane of FIG. 1G, or a post that extends a limited distance transverse to the plane of FIG. 1G. An external wall or cover 85 includes a first level portion 45 that extends transversely to the substrate upper surface 22 along the outer periphery of the substrate 20 to encapsulate both the substrate 20 and the other conductive structures.
[0034] Both the internal conductive support 83 and the external wall 85 can support other structures in levels above the first level 46. Alternatively, (for example, when the package 60 is a “flip chip”), the internal conductive supports 83 and the external wall 85 can be sized to support the substrate 20 when the package 60 is inverted. When several packages 60 are initially formed on the same substrate 20, the external walls 85 can also be sized to account for the width of a blade or other cutting medium that singulates adjacent completed packages 60 from each other.
[0035] FIG. 2 is a partially schematic, side elevational view of the package 60 shown in FIG. 1G having a second level 146 of conductive structures in accordance with an embodiment of the invention. The conductive structures in the second level 146 can be formed on top of the conductive structures in the first level 46 using process steps generally similar to those described above with reference to FIGS. 1A-1G. The conductive structures in the second level 146 can include second level portions 141 of the conductive links 81 described above with reference to FIG. 1G. The second level portions 141 can include horizontal bridge portions 141band vertical via portions 141aconnected to the first level portions 41 in the first level 46 below. Similarly, second level portions 143 of the internal conductive support 83 are connected to the first level portions 43 below, and second level portions 145 of the external wall 85 are connected to the first level portions 45 in the first level 46.
[0036] In one aspect of an embodiment shown in FIG. 2, the bridge portions 141bof the conductive links 81 in the second level 146 extend transverse to the plane of FIG. 2, and the bridge portions 41bof the conductive links 81 in the first level 46 extend parallel to the plane of FIG. 2. Accordingly, the orientation of the conductive links 81 can alternate with each successive level to reduce the likelihood for physical interference between conductive links 81 in the same level.
[0037] FIG. 3 is a partially schematic, side elevational view of the package 60 described above with reference to FIGS. 1A-2 having a third level 246 of conductive structures disposed on the second level 146. The third level 246 can be formed using processes generally similar to those described above with reference to FIGS. 1A-1G to form third level portions 241 and 245 of the conductive links 81 and the external wall 85, respectively. The third level portion 241 of the conductive link can include a via portion 241aextending generally transverse to the upper surface 22 of the substrate 20 and a bridge portion 241bextending generally parallel to the upper surface 22.
[0038] In one aspect of this embodiment, the third level portion 241 of one or more of the conductive links 81 can extend through the internal support 83. Accordingly, the internal support 83 can have an aperture 247 through which the bridge portion 241bof the conductive link 81 passes, with the bridge portion 241bseparated from the walls of the aperture 247. The walls of the aperture 247 are defined in part by the upper surface of the second level portion 143 of the internal conductive support 83 and the lower surface of the third level portion, described below with reference to FIG. 4. The bridge portion 241bcan be separated from the walls of the aperture 247 by a gas or a solid insulating material. For example, when the bridge portion 241bis separated from the aperture walls by a gas, the sacrificial support material 30 in the third level 246 can be formed with materials and processes similar to those of the first level 46 and second level 146, so that the sacrificial support material 30 from all three levels can be removed by the same process (described below with reference to FIG. 5). Furthermore, the aperture 247 and the bridge portion 241bcan be sized and arranged to prevent the bridge portion 241bfrom sagging into the walls of the aperture 247. Alternatively, the bridge portion 241bcan be supported in the aperture 247 by a non-sacrificial material that remains in place to support the bridge portion 241bafter the sacrificial support material 30 has been removed.
[0039] FIG. 4 is a partially schematic, side elevational view of the package 60 described above with reference to FIGS. 1A-3 having a fourth level 346 of conductive structures disposed on the third level 246. The fourth level 346 can include conductive link portions 341 having bridge portions 341bcoupled with vias (not visible in FIG. 4) to other portions of the conductive links 81 or to other structures beneath the fourth level 346. The fourth level 346 can also include fourth level portions 343 and 345 of the internal support 83 and the external wall 85, respectively.
[0040] FIG. 5 is a partial schematic, side elevational view of the package 60 having a connection structure 450 disposed on the fourth level 346. In one embodiment, the connection structure 450 can include an insulating layer 453 that includes SiO2, SiON, Si3N4, and/or Al2O3and/or other generally insulating materials applied to the fourth level 346 by sputtering, chemical vapor deposition, or another conventional technique. The thickness of the insulating layer 453 can be selected to control the capacitive coupling with the conductive structures of the underlying levels.
[0041] In one aspect of this embodiment, a very thin layer of an adhesive material, such as zirconium, titanium, and/or chromium can be applied to the upper surface of the fourth level 346 to improve adhesion between the insulating layer 453 and the metal components of the fourth level 346. In another aspect of this embodiment, the mechanical stress of the insulating layer 453 can be reduced by implanting a small dose of inert or other ions into the insulating layer 453. Alternatively, a metal strengthener can be deposited on the insulator (rather than reducing mechanical stress of the insulator itself). The metal can include a material such as titanium, which has a high elastic modulus, low density, and high resistivity. The stress in the metal layer can be reduced by implanting a small dose of inert or other ions into the metal layer, or (when the metal layer is sputtered), by controlling the sputtering parameters.
[0042] In any of the embodiments described above for forming the connecting structure 450, bond pads 451 are connected through the insulating layer 453 (and the metal strengthening layer, if present) to the conductive links 81. For example, vias 452 can extend between the bond pads 451 and the fourth level portions 341 of the conductive links 81. The bond pads 451 and vias 452 can be formed by conventional processes, such as photolithography in combination with reactive ion etching. When reactive ion etching is used and the fourth level portions 341 include copper, the copper can provide an etch stop. When the fourth level portions 341 include other materials, other processes (such as other etching processes) can be used to form the vias 452 and the bond pads 451.
[0043] In one embodiment, access openings 454 are formed in the insulating layer 453 and penetrate through the insulating layer 453 to the fourth level 346. The access openings 454 allow the sacrificial support structure 30 (FIG. 1A) to be removed from within the package 60. For example, when the sacrificial support structure 30 includes oxides and polymers, these materials can be removed with an oxidation or plasma process. In one aspect of this embodiment, the process can be completed at high pressure (such as ten atmospheres or greater). Any oxidation of the bond pads 451 can subsequently be removed using an inert ion plasma.
[0044] The resulting package 60 (shown in FIG. 5 with the sacrificial support structure removed) includes conductive links 81 having bridge portions 41b,141b,241bthat are suspended between spaced apart endpoints and are surrounded by a low dielectric gas 455, such as air. FIG. 5 also shows the aperture 247 in the support structure 83 through which the second level bridge portion 241bpasses. In an alternative embodiment, the air can be evacuated from the package 60 and replaced with other gases (such as argon or helium) that also have low dielectric constants but may have a higher heat conductivity for improved heat transfer from components within the package 60 to the external walls of the package 60.
[0045] One feature of an embodiment of the process described above with reference to FIGS. 1A-5 is that the permanent conductive structures 80 in each level can be formed from the same material. For example, the external wall portion 85, the conductive links 81, and the internal support structures 83 can include the same conductive material. One advantage of this feature is that the portions of these structures within each level can be formed simultaneously, for example by depositing all the conductive material in each level in a single step. Accordingly, an embodiment of the method can reduce the number of steps required to form the package 60, when compared with conventional methods that may include disposing different materials for the external wall, internal structures and/or conductive links.
[0046] Another advantage of this feature is that a greater portion of the package 60 is formed from materials having relatively high heat conductivity. Accordingly, it can be easier to transfer heat away from the package 60 and reduce the temperature at which the package operates, which is expected to increase the operating life and/or the performance characteristics of the package 60.
[0047] Once the package 60 is complete, it can be singulated from adjacent packages (not shown) and joined to a support substrate for coupling to other electronic components. For example, in one embodiment, the package can be attached to a printed circuit board 490 or other substrate by adhesively bonding the microelectronic substrate printed circuit board and attaching wire bonds 492 between the bond pads 451 of the package 60 and corresponding contacts 491 on a printed circuit board 490. When the package 60 is configured to be positioned uprightly on the support substrate, the external walls 85 and the internal structures 83 are sized to support only the connection structure 450 and the forces resulting from connecting wire bonds to the connection structure 450.
[0048] Alternatively, the package 60 can be configured as a “flip chip” by attaching solder balls 493 to the bond pads 451 and inverting the package 60 so that the solder balls 493 contact corresponding ball pads on the printed circuit board 490 or other support substrate. When the package 60 is configured as a flip chip, the external walls 85 and internal support structures 83 are sized to support the microelectronic substrate 20.
[0049] In another aspect of this embodiment, the package 60 can be inverted, placed on the supporting substrate 490, and bonded to the substrate 490, all before removing the sacrificial support structure 30 from the package 60. An advantage of this method is that the sacrificial support structure 30 remains in place during more processing steps than it does with conventional techniques, reducing the likelihood for portions of the package 60 to collapse during these process steps.
[0050] In other embodiments, the process described above with reference to FIGS. 1A-5 can have other variations. For example, the processes can form packages 60 having more or fewer levels than are shown in FIGS. 1A-5. In one embodiment, the sacrificial support structure 30 can include a single layer of material rather than the upper level portion 30band the lower level portion 30adescribed above with reference to FIG. 1A. In a further aspect of this embodiment, the single layer can include a single bulk material rather than a bulk material in combination with an etch stop material. The bulk material can include carbon or a polymer, such as a photoresist material. The cavities 35a-d(FIG. 1E) can be formed in the single material using a dual damascene process. For example, the cavities in the first level 46 that extend all the way through the sacrificial support structure 30 (such as the via cavities 35b,external wall cavities 35cand internal wall cavities 35d) are etched first, using a first mask and photoresist process, with the substrate upper surface 22 forming an etch stop layer. The cavities corresponding to structures that extend only part-way through the first level 46 (for example, the lateral cavities 35a) are formed by using a timed etch to stop short of the upper surface 22 of the substrate. The end result is a series of cavities 35 that look similar or identical to those shown in FIG. 1F. These cavities can be filled simultaneously with a metal, as described above with respect to FIG. 1F. A plasma process is then used to remove the polymer layers, leaving the conductive structures 80 (FIG. 5) in place.
[0051] When the sacrificial support structure 30 includes carbon, the cavities 35 can also be formed with a dual damascene process. The carbon can be exposed to a high temperature oxygen atmosphere to reduce the carbon to CO2, again leaving the conductive structures 80 in place. In other embodiments, the sacrificial support structure 30 can include other materials, so long as these materials can be removed from the package 60, for example, using a wet etch, plasma etch, or oxidation process.
[0052] In still further embodiments, processes other than a dual damascene process can be used to form the cavities in the sacrificial support structure 30. For example, two single damascene processes can be used to first form those portions of the conductive structures 80 that contact the level below, and then form the portions of the conductive structures 80 that are suspended above the level below. An advantage of the dual damascene process is that the conductive material forming both portions of the conductive structures 80 are disposed in a single step, reducing the likelihood for physical and/or electrical disconnects between portions of the conductive structures within a single level.
[0053] In yet another embodiment, at least some of the structures 80 described above with reference to FIGS. 1A-5 can include insulating materials. For example, portions of the internal support structure 83 (or alternatively, the entire internal support structure 83) can include an insulating material. An advantage of forming all or part of the internal support structure 83 with insulating materials is that the structure can contact the conductive links 81 without causing short circuits between the links. Conversely, an advantage of forming the internal support structure 83 from the same conductive material as other conductive structures of the package 60 is that such structures can be formed simultaneously, as described above, and can enhance the rate at which heat is transferred from the package 60.
[0054] In yet another embodiment, the external wall 85 can be initially formed on the substrate 20 simultaneously with the conductive internal structures (such as the conductive links 81 and the internal support structure 83), and can subsequently be further processed. For example, the external wall 85 can be plated or otherwise treated to reduce the likelihood for corrosion of the external wall or other detrimental environmental effects.
[0055] In still another embodiment, an initially separate heat sink (not shown) can be attached to the package 60 after the package 60 has been formed. For example, when the package 60 has a flip chip configuration, the heat sink can be attached to the lower surface 23 (FIG. 1A) of the microelectronic substrate 20, which is exposed when the package 60 is flipped. Alternatively, when the package 60 remains upright, the heat sink can be attached to the connection structure 450, so long as the heat sink does not interfere with the wire bonds or other connecting elements attached to the bond pads 451. In either embodiment, the heat sink can improve the rate at which heat is transferred away from the package, increasing the performance and/or life expectancy of the package.
[0056] FIG. 6 is a partially schematic, side elevational view of a package 560 having internal heat transfer structures 570 that improve the rate of heat transfer from the package 560 in accordance with another embodiment of the invention. In one aspect of this embodiment, the heat transfer structures 570 extend upwardly from the upper surface 22 of the substrate 20. Alternatively, the heat transfer structures 570 can be connected to other portions of the package 560. In either embodiment, the heat transfer structures 570 do not provide structural support or electrical connections for the package 560, but instead are provided solely to transfer heat from within the package 560, for example, by transferring heat from the substrate 20 to the interior of the package where the heat can be absorbed by the external wall 85. The heat can be removed from the external wall 85 to the environment around the package 560 by convention, conduction and/or radiation. Accordingly, the heat transfer structures 570 can be coupled to the substrate 20, the external walls 85 and/or other structures within the package 560. The heat transfer structures 570 can include fins, ribs, posts or other structures with shapes suited for high heat transfer rates. In one aspect of this embodiment, the heat transfer structures 570 can be formed according to any of the processes described above with reference to FIGS. 1A-5, for example, by simultaneously depositing successively stacked portions of the heat transfer structures 570, along with the portions of the external walls 85, internal support structures 83, and conductive links 81. Alternatively, the heat transfer structures 570 can be formed by other processes.
[0057] From the foregoing, it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A microelectronic device package, comprising:
a microelectronic substrate having first and second microelectronic device features;
a conductive link that includes a conductive material extending between the first and second microelectronic device features, at least a portion of the conductive link between the first and second microelectronic device features being suspended between a first point and a second point; and
an external cover attached to the substrate and at least partially enclosing the first and second microelectronic device features and the conductive link, the external cover including the same conductive material included in the conductive link.
2. The package of claim 1 wherein the external cover and the conductive link have identical compositions.
3. The package of claim 1, further comprising a sacrificial mandrel material adjacent to the microelectronic substrate and supporting the conductive link.
4. The package of claim 1, further comprising a sacrificial mandrel material adjacent to the microelectronic substrate, the sacrificial mandrel material having a first cavity and a second cavity, the conductive link being disposed in the first cavity of the sacrificial mandrel material and the external wall portion being disposed in the second cavity of the sacrificial mandrel material.
5. The package of claim 1 wherein the sacrificial mandrel material is selected to include at least one of a carbonaceous material, a polymer, a polyimide, a photoresist material, parylene, and parylene-C.
6. The package of claim 1 wherein the external cover and the conductive link include at least one of copper and aluminum.
7. The package of claim 1 wherein a thickness of the external cover is sufficient to support a weight of the package when the package is inverted with the substrate facing upwardly.
8. The package of claim 1, further comprising an internal support member at least a portion of which is spaced apart from the external cover, the internal support member having an aperture therethrough, the conductive link extending through the aperture of the internal support member.
9. The package of claim 1, further comprising a non-air gas adjacent to the suspended portion of the conductive link.
10. A microelectronic device package, comprising:
a microelectronic substrate having a first surface, a second surface opposite the first surfaces and first and second microelectronic device features proximate to the first surface;
an external wall surrounding at least a portion of the microelectronic substrate; and
a self-supporting internal heat transfer structure within the external wall, at least a portion of the heat transfer structure being spaced apart from the microelectronic substrate and the external wall, the heat transfer structure supporting no components other than itself and being electrically isolated from the microelectronic devices.
11. The package of claim 10, further comprising a conductive link coupled to at least one of the microelectronic device features and suspended between two points.
12. The package of claim 10, further comprising:
a removable sacrificial material disposed on the microelectronic substrate; and
a conductive link adjacent to the sacrificial material and coupled to at least one of the microelectronic device features.
13. A microelectronic device package, comprising:
a microelectronic substrate having first and second microelectronic device features;
a conductive link that includes a conductive material extending between the first and second microelectronic device features; and
an external cover attached to the substrate and at least partially enclosing the first and second microelectronic device features and the conductive link, the external cover having a composition substantially identical to a composition of the conductive link.
14. The device package of claim 13 wherein at least a portion of the conductive link between the first and second microelectronic device features is suspended between a first point and a second point.
15. The device package of claim 13, further comprising a self-supporting internal heat transfer structure within the external wall, at least a portion of the heat transfer structure being spaced apart from the microelectronic substrate and the external wall, the heat transfer structure supporting no components other than itself and being electrically isolated from the microelectronic devices.
16. A microelectronic device package, comprising:
a microelectronic substrate having a first surface, a second surface opposite the first surface and first and second microelectronic device features proximate to the first surface;
a conductive link that includes a conductive material extending between the first and second microelectronic device features;
a sacrificial support material positioned between the conductive link and the first surface of the microelectronic substrate; and
at least a portion of an external cover attached to the substrate and extending away from the first surface of the substrate, the external cover portion including the same conductive material included in the conductive link.
17. The package of claim 16 wherein the external cover and the conductive link have identical compositions.
18. The package of claim 16 wherein the sacrificial mandrel material has a cavity and the conductive link is disposed in the cavity of the sacrificial mandrel material.
19. The package of claim 16 wherein the sacrificial mandrel material is selected to include at least one of a carbonaceous material, a polymer, a polyimide, a photoresist material, parylene, and parylene-C.
20. The package of claim 16 wherein the external cover portion and the conductive link include at least one of copper and aluminum.
21. The package of claim 16 wherein a thickness of the external cover portion is sufficient to support a weight of the package when the package is inverted with the substrate facing upwardly.
22. A microelectronic package, formed by a process that comprises:
forming microelectronic device features at least proximate to a surface of a microelectronic substrate;
simultaneously forming an external wall portion of the package and a conductive link coupled to at least one of the microelectronic device features, the external wall portion and the conductive link having at least approximately the same composition; and
removing a sacrificial material adjacent to the conductive link to suspend at least a potion of the conductive link between two points.
23. The package of claim 22, further comprising:
disposing the sacrificial material on the microelectronic substrate;
forming first and second voids in the sacrificial material with the first void defining a shape of the external wall portion and the second void defining a shape of the conductive link; and
filling the first and second voids to simultaneously form the external wall portion and the conductive link.
24. The package of claim 22, further comprising forming a self-supporting internal heat transfer structure within the external wall portion, at least a portion of the heat transfer structure being spaced apart from the microelectronic substrate and the external wall portion, the heat transfer structure supporting no components other than itself and being electrically isolated from the device features.
25. The package of claim 22, further comprising selecting the sacrificial material to include at least one of a carbonaceous material, a polymer, a polyimide, a photoresist material, parylene, and parylene-C.
26. The package of claim 22, further comprising selecting a material of the external wall portion and the conductive link to include at least one of copper and aluminum.
27. The package of claim 22 wherein the external wall portion is a first external wall portion and the conductive link is a first conductive link, and wherein the method further comprises:
simultaneously forming a second external wall portion of the package adjacent to the first external wall portion and a second conductive link adjacent to the first conductive link, the second external wall portion attached to the first external wall portion; and
removing material adjacent to the second conductive link simultaneously with removing material adjacent to the first conductive link to suspend at least a portion of the second conductive link.
28. The package of claim 22, further comprising:
forming an internal support member inward from the external wall of the package and simultaneously with forming the external wall portion of the package; and
supporting the conductive link with the internal support member.
29. The package of claim 22, further comprising selecting a thickness of the external wall portion to support a weight of the package when the package is inverted with the substrate facing upwardly;
inverting the package; and
removing the sacrificial support and material while the package is inverted.
30. The package of claim 22, further comprising:
forming an internal support member simultaneously with forming the external wall portion and the conductive link, the internal support member extending transverse to the surface of the substrate;
forming an aperture through the support member; and
disposing the conductive link in the aperture.
31. The package of claim 22 wherein the conductive link includes an unsupported portion between the endpoints, and wherein the method further comprises disposing a non-air gas adjacent to the unsupported portion of the conductive link.
Patent Citations (69)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US2244608(A) | 1941-06-01 | Cooper | Examiner |
| US3147110(A) | 1964-09-01 | Foerster | Examiner |
| US3337334(A) | 1967-08-01 | Fenn, Jr. et al. | Examiner |
| US3506438(A) | 1970-04-01 | Krock et al. | Examiner |
| US3548915(A) | 1970-12-01 | Richmond et al. | Examiner |
| US3548948(A) | 1970-12-01 | Richmond et al. | Applicant |
| US3687737(A) | 1972-08-01 | Krock et al. | Applicant |
| US4389429(A) | 1983-06-01 | Soclof | Applicant |
| US4561173(A) | 1985-12-01 | Te Velde | Applicant |
| US4962058(A) | 1990-10-01 | Cronin et al. | Applicant |
| US5158986(A) | 1992-10-01 | Cha et al. | Applicant |
| US5173442(A) | 1992-12-01 | Carey | Applicant |
| US5324683(A) | 1994-06-01 | Fitch et al. | Examiner |
| US5324684(A) | 1994-06-01 | Kermani et al. | Examiner |
| US5334356(A) | 1994-08-01 | Baldwin et al. | Examiner |
| US5336914(A) | 1994-08-01 | Andoh | Examiner |
| US5408742(A) | 1995-04-01 | Zaidel et al. | Examiner |
| US5444105(A) | 1995-08-01 | Ornstein | Examiner |
| US5447264(A) | 1995-09-01 | Koopman et al. | Applicant |
| US5457334(A) | 1995-10-01 | Nishimoto | Examiner |
| US5470802(A) | 1995-11-01 | Gnade et al. | Examiner |
| US5473814(A) | 1995-12-01 | White | Examiner |
| US5510645(A) | 1996-04-01 | Fitch et al. | Examiner |
| US5578146(A) | 1996-11-01 | Grant et al. | Examiner |
| US5593926(A) | 1997-01-01 | Fujihira | Examiner |
| US5725689(A) | 1998-03-01 | Nishida et al. | Applicant |
| US5747880(A) | 1998-05-01 | Havemann et al. | Applicant |
| US5786630(A) | 1998-07-01 | Bhansali et al. | Applicant |
| US5798559(A) | 1998-08-01 | Bothra et al. | Examiner |
| US5821621(A) | 1998-10-01 | Jeng | Examiner |
| US5844317(A) | 1998-12-01 | Bertolet et al. | Applicant |
| US5866953(A) | 1999-02-01 | Akram et al. | Applicant |
| US5879787(A) | 1999-03-01 | Petefish | Applicant |
| US5891797(A) | 1999-04-01 | Farrar | Applicant |
| US5900668(A) | 1999-05-01 | Wollesen | Examiner |
| US5972737(A) | 1999-10-01 | Polese et al. | Applicant |
| US5983492(A) | 1999-11-01 | Fjelstad | Applicant |
| US5989941(A) | 1999-11-01 | Wensel | Applicant |
| US6046496(A) | 2000-04-01 | Corisis et al. | Applicant |
| US6048744(A) | 2000-04-01 | Corisis et al. | Applicant |
| US6049125(A) | 2000-04-01 | Brooks et al. | Applicant |
| US6075288(A) | 2000-06-01 | Akram | Applicant |
| US6077792(A) | 2000-06-01 | Farrar | Applicant |
| US6078088(A) | 2000-06-01 | Buynoski | Examiner |
| US6122171(A) | 2000-09-01 | Akram et al. | Applicant |
| US6148509(A) | 2000-11-01 | Schoenfeld et al. | Applicant |
| US6153924(A) | 2000-11-01 | Kinsman | Applicant |
| US6159764(A) | 2000-12-01 | Kinsman et al. | Applicant |
| US6163956(A) | 2000-12-01 | Corisis | Applicant |
| US6204091(B1) | 2001-03-01 | Smith et al. | Applicant |
| US6208519(B1) | 2001-03-01 | Jiang et al. | Applicant |
| US6211561(B1) | 2001-04-01 | Zhao | Examiner |
| US6215175(B1) | 2001-04-01 | Kinsman | Applicant |
| US6229100(B1) | 2001-05-01 | Fjelstad | Applicant |
| US6252772(B1) | 2001-06-01 | Allen | Applicant |
| US6268262(B1) | 2001-07-01 | Loboda | Examiner |
| US6303981(B1) | 2001-10-01 | Moden | Applicant |
| US6314639(B1) | 2001-11-01 | Corisis | Applicant |
| US6324754(B1) | 2001-12-01 | DiStefano et al. | Applicant |
| US6326242(B1) | 2001-12-01 | Brooks et al. | Applicant |
| US6326687(B1) | 2001-12-01 | Corisis | Applicant |
| US6344976(B1) | 2002-02-01 | Schoenfeld et al. | Applicant |
| US6384473(B1) | 2002-05-01 | Peterson et al. | Applicant |
| US6429522(B2) | 2002-08-01 | Petrarca et al. | Examiner |
| US6495445(B2) | 2002-12-01 | Clevenger et al. | Examiner |
| EP578856 | 1994-01-01 | Applicant | |
| EP578856 | 1994-03-01 | Examiner | |
| GB2158995 | 1985-11-01 | Applicant | |
| GB2158995 | 1985-11-01 | Examiner |
Non-Patent Literature (38)
- Volksen et al., “Characterization and Processing Considerations for Methylsilsesquioxane Based Dielectrics”, DUMIC Conference, Feb. 8-9, 1999, pp. 83-90.Applicant
- Singer, “The New Low-K Candidate: It's a Gas”, Semiconductor International, Mar. 1999, p. 38.Applicant
- Shibasaki et al., “Process and Application of Fumed Silica AEROSIL”, 3rd Annual Workshop on Chemical Mechanical Polishing, Aug. 16-19, 1998, pp. 1-26.Applicant
- Chiniwalla et al., “Structure-Property Relations for Polynorbornenes”, School of Chemical Engineering Georgia Tech, no date.Applicant
- E. Jan Vardaman, “Future Packaging Trends: CSP vs. Flip Chip”, 11th European Microelectronics Conference, 1997, pp. 295-299.Applicant
- Jin et al., “Porous Xerogel Films as Ultra-Low Permittivity Dielectrics for ULSI Interconnect Applications”, Conference Proceedings ULSI XII, 1997, pp. 463-469.Applicant
- Ramos et al., “Nanoporous Silica for Dielectric Constant Less Than 2”, Conference Proceedings ULSI XII, 1997, pp. 455-461.Applicant
- Jayaraj et al., “Low-Dielectric Constants Microcellular Foams”, Foster-Miller, Sep. 16-18, 1996, pp. 475-501.Applicant
- Miller et al. “Low Dielectric Constant Polyimides and Polyimide Nanofoams”, IBM, no date, pp. 443-473.Applicant
- Ting, Chiu H., “Low K Material/Process Development”, Integrated Technology Division AMD Corp., Jun. 1996, pp. 171-212.Applicant
- Electronic Materials Handbook, vol. 1, Packaging, ASM International, no date, pp. 105,768-769.Applicant
- Blodgett et al., “Thermal Conduction Module: A High-Performance Multilayer Ceramic Package”, IBM Journal of Research and Development, Jan. 1982, pp. 30-36.Applicant
- U.S. patent application Ser. No. 09/382,929.Applicant
- U.S. patent application Ser. No. 09/384,157.Applicant
- U.S. patent application Ser. No. 09/640,149.Applicant
- U.S. patent application Ser. No. 09/894,528.Applicant
- U.S. patent application Ser. No. 09/894,528, Eldridge et al., filed Jun. 27, 2001.Applicant
- U.S. patent application Ser. No. 09/640,149, Eldridge et al., filed Aug. 16, 2000.Applicant
- U.S. patent application Ser. No. 09/384,157, Forbes et al., filed May 31, 2000.Applicant
- U.S. patent application Ser. No. 09/382,929, Farrar et al., filed Apr. 25, 1999.Applicant
- Volksen, W., et al., “Characterization and Processing Considerations for Methylsilsesquioxane Based Dielectrics”, Proceedings of the Fifth Dielectric for ULSI Multilevel Interconnections, Santa Clara, CA, pp. 83-90, (1999).Applicant
- Singer, Peter, “The New Low-K Candidate: It's a Gas,” Semiconductor International, 22(3): p. 38, (Mar. 1999).Applicant
- Shibasaki, T., et al., “Process and Application of Fumed Silica Aerosil”, 3rd Annual Workshop on Mechanical Polishing, Lake Placid, New York, pp. 1-27, (1998).Applicant
- Chiniwalla, P., et al., “Structure-Property Relations for Polynobornenes”, Proceedings from the Eighth Meeting of the Dupont Symposium on Polymides in Microelectronics, pp. 615-642, (1998).Applicant
- Vardaman, E. Jan; Future Packaging Trends: CSP vs. Flip Chip; Proceeding of the 11th European Microelectronic Conference; 1997, pp. 295-299.Applicant
- Jin, C., et al., “Porous Xerogel Films as Ultra-Low Permittivity Dielectrics for ULSI Interconnect Applications”, Conference Proceedings ULSI XII -1997 Materials Research Society, pp. 463-469, (1997).Applicant
- Ramos, T., et al., “Nanoporous Silica for Dielectric Constant Less Than 2”, Conference Proceedings ULSI XII -1997 Materials Research Society, 455-461, (1997).Applicant
- Jayaraj, K., et al., “Low-Dielectric Constants Microcellular Foams”, Proceedings from the Seventh Meeting of the Dupont Symposium on Polymides in Microelectronics, pp. 474-501, (Sep. 1996).Applicant
- Miller, R. D., et al., “Low Dielectric Constant Polyimides and Polyimide Nanofoams”, Proceedings from the Seventh Meeting of the Dupont Symposium on Polymides in Microelectronics, pp. 443-473, (Sep. 1996).Applicant
- Ting, C. H., “Low K Material/Process Development”, 1996 VLSI Multilevel Interconnection State-of-the-Art Seminar, pp. 171-212, (Jun. 1996).Applicant
- “Packaging”, Electronic Materials Handbook, Vol. 1, ASM International, pp. 105, 768-769, (1989).Applicant
- Blodgett and Barbour, “Thermal Conduction Module: A High-Performance Multilayer Ceramic Package,” IBM Journal of Research and Development, vol. 26, No. 1, pp. 30-36 (Jan. 1982).Applicant
- “Properties and Selection: Nonferous Alloys and Pure Metals”, Metals Handbook Ninth Edition, Vol. 2, ASM International, pp. 157, 395, (1979).Applicant
- Van Vlack, L. H., Elements of Materials Science, Addison-Wesley Publishing Co., Inc. Reading, MA, p. 468, (1959).Applicant
- Volksen et al., “Characterization and Processing Considerations for Methylsilsesquioxane Based Dielectrics”, DUMIC Conference, Feb. 8-9, 1999, pp. 83-90.Applicant
- Singer, “The New Low-K Candidate: It's a Gas”, Semiconductor International, Mar. 1999, p. 38.Applicant
- Shibasaki et al., “Process and Application of Fumed Silica Aerosil”, 3rd Annual Workshop on Chemical Mechanical Polishing, Aug. 16-19, 1998, pp. 1-26.Applicant
- Chiniwalla et al., “Structure-Property Relations for Polynorbornenes”, School of Chemical Engineering Georgia Tech, no date.Applicant