US 7,326,634 B2Grant
Bulk non-planar transistor having strained enhanced mobility and methods of fabrication
Issue Date:2008-02-05
•18 Claims
•9 Drawing Sheets
Abstract
A method of a bulk tri-gate transistor having stained enhanced mobility and its method of fabrication. The present invention is a nonplanar transistor having a strained enhanced mobility and its method of fabrication. The transistor has a semiconductor body formed on a semiconductor substrate wherein the semiconductor body has a top surface on laterally opposite sidewalls. A semiconductor capping layer is formed on the top surface and on the sidewalls of the semiconductor body. A gate dielectric layer is formed on the semiconductor capping layer on the top surface of a semiconductor body and is formed on the capping layer on the sidewalls of the semiconductor body. A gate electrode having a pair of laterally opposite sidewalls is formed on and around the gate dielectric layer. A pair of source/drain regions are formed in the semiconductor body on opposite sides of the gate electrode.
Metadata
Assignee
- Intel Corporation
Inventors
- Nick Lindert
- Stephen M. Cea
Application Information
Application Number:US 11/088,035
Filing Date:2005-03-22
Priority Date:2004-03-31
Art Unit:2815
Classifications
IPC:
H01L21/82H01L21/336
Patent Drawings (9 sheets)
Description
[0001] This is a Divisional of application Ser. No. 10/816,311, filed Mar. 31, 2004, now U.S. Pat. No. 7,154,118.
Background of the Invention
[0002] 1. Field of the Invention
[0003] The present invention relates to the field of integrated circuit manufacturing and more particularly to the formation of a strain enhanced mobility bulk nonplanar transistor and its method of fabrication.
[0004] 2. Discussion of Related Art
[0005] Modern integrated circuits, such as microprocessors, are made up of literally hundreds of millions of transistors coupled together. In order to improve the performance and power of integrated circuits, new transistor structures have been proposed. A nonplanar transistor, such as a tri-gate transistor, has been proposed to improve device performance. A tri-gate transistor 100 is illustrated in FIGS. 1A and 1B . FIG. 1A is an illustration of a overhead/side view of a tri-gate transistor 100 and FIG. 1B is an illustration of a cross-sectional view taken through the gate electrode of a tri-gate transistor 100. Tri-gate transistor 100 includes a silicon body 102 having a pair of laterally opposite sidewalls 103 and a top surface 104. Silicon body 102 is formed on an insulating substrate including an oxide layer 106 which in turn is formed on a monocrystalline silicon substrate 108. A gate dielectric 110 is formed on the top surface 104 and on the sidewalls 103 of silicon body 102. A gate electrode 120 is formed on the gate dielectric layer 110 and surrounds the silicon body 102. A pair of source/drain regions 130 are formed in the silicon body 102 along laterally opposite sidewalls of gate electrode 120. Transistor 130 can be said to be a tri-gate transistor because it essentially has three gates (G1, G2, G3) which essentially form three transistors. Tri-gate transistor 100 has a first gate/transistor on one side 103 of silicon body 102, a second gate/transistor on a top surface 104 of silicon body 102 and a third gate/transistor on the second side 103 of silicon body 102. Each transistor provides current flow proportional to the sides of silicon body 102. The tri-gate transistor are attractive because they have large current per area which improves device performance.
Brief Description of the Drawings
[0006] FIG. 1A shows an overhead view of a standard tri-gate transistor.
[0007] FIG. 1B shows a cross-sectional view of standard tri-gate transistor.
[0008] FIG. 2 is an illustration of a bulk tri-gate transistor having a strain induced mobility in accordance with an embodiment with the present invention.
[0009] FIGS. 3A-3I illustrate a method of forming a bulk tri-gate transistor having a strain enhanced mobility in accordance with an embodiment of the present invention.
[0010] FIGS. 4A-4C illustrate a method of forming a bulk tri-gate transistor having a strain enhanced mobility in accordance with an embodiment of the present invention.
[0011] FIG. 5 illustrates crystal lattices for a bulk silicon, a strained silicon germanium semiconductor body and a stained silicon capping layer.
Detailed Description of the Present Invention
[0012] Embodiments of the present invention are bulk nonplanar transistors having strained enhanced mobility and their methods of fabrication. In the following description, numerous specific details have been set forth in order to provide a thorough understanding of the present invention. In other instances, well known semiconductor processing and fabrication techniques have not been set forth in particular detail in order to not unnecessarily obscure the present invention.
[0013] Embodiments of the present invention are bulk nonplanar transistors having strained enhanced mobility and their methods of fabrication. Embodiments of the present invention include a semiconductor body which places a capping layer formed on or around the semiconductor body under strain. A capping layer under strain increases the mobility of carriers in the device which increases the current of the device which can be used to improve circuit speeds.
[0014] An example of a bulk nonplanar or tri-gate transistor 200 having strain enhanced mobility is illustrated in FIG. 2 . Transistor 200 is formed on a bulk semiconductor substrate 202. In an embodiment of the present invention, the substrate 202 is a monocrystalline silicon substrate. Formed in semiconductor substrate 202 are a pair of spaced apart isolation regions 204, such as shallow trench isolation (STI) regions, which define the substrate active region 206 therebetween. Substrate 202, however, need not necessarily be a silicon monocrystalline substrate and can be other types of substrates, such as but not limited to germanium (Ge), silicon germanium (SixGey), gallium arsenide (GaAs), InSb, GaP, and GaSb. The active region 206 is typically doped to a p type conductivity level between 1×1016 to 1×1019 atoms/cm3 for an n type device and doped to an n type conductivity level between 1×106 to 1×109 atoms/cm3 for a p type device. In other embodiments of the present invention, the active region 206 can be an undoped semiconductor, such as an intrinsic or undoped silicon monocrystalline substrate.
[0015] Transistor 200 has a semiconductor body 208 formed on active substrate region 206 of bulk substrate 202. The semiconductor body 208 has a top surface 209 and a pair of laterally opposite sidewalls 211. The top surface 209 is separated from the bottom surface formed on semiconductor substrate 206 by a distance which defines the body height. The laterally opposite sidewalls 211 of the semiconductor body 208 are separated by a distance which defines the body width. The semiconductor body 208 is a monocrystalline or single crystalline semiconductor film. In an embodiment of the present invention, the semiconductor body 208 is formed from a semiconductor material different than the semiconductor used to form the bulk substrate 202. In an embodiment of the present invention, the semiconductor body 208 is formed from a single crystalline semiconductor having a different lattice constant or size than the bulk semiconductor substrate 202 so that the semiconductor body 208 is placed under strain. In an embodiment of the present invention, the bulk semiconductor substrate is a monocrystalline silicon substrate and the semiconductor body 208 is a single crystalline silicon-germanium alloy. In an embodiment of the present invention, the silicon germanium alloy comprises between 540% germanium and ideally approximately between 15-25% germanium.
[0016] In an embodiment of the present invention, the bulk semiconductor substrate 202 is a monocrystalline silicon substrate and the semiconductor body 208 is a silicon-carbon alloy.
[0017] In an embodiment of the present invention, semiconductor body 208 is formed to a thickness less than the amount at which the exterior surfaces of the semiconductor body 208 will cause relaxation in the crystal lattice. In an embodiment of the present invention, semiconductor body 208 is formed to a thickness between 100-2000 Å and more particularly between 200-1000 Å. In an embodiment of the present invention, the thickness and height of the semiconductor body 208 are approximately the same.
[0018] In an embodiment of the present invention, the width of the semiconductor body 208 is between half the body 208 height to two times the body 208 height. In an embodiment of the present invention, semiconductor body 208 is doped to a p type conductivity with a concentration between 1×106 to 1×109 atoms/cm3 for an n type semiconductor device and is doped to an n type conductivity with a concentration between 1×106 to 1×109 atoms/cm3 for a p type semiconductor device. In an embodiment of the present invention, the semiconductor body 208 is intrinsic semiconductor, such as an undoped or intrinsic silicon film.
[0019] Transistor 200 includes a semiconductor capping layer 210 formed on the sidewalls 211 of semiconductor body 208 as well as on the top surface 209 of semiconductor body 208. Semiconductor capping layer 210 is a single crystalline semiconductor film. In an embodiment of the present invention, the semiconductor capping layer 210 is formed of a semiconductor material having a different lattice constant than the semiconductor body 208 so that a strain is formed in the capping layer. In an embodiment of the present invention, the capping layer has a tensile strain. A tensile strain is thought to improve the mobility of electrons. In an embodiment of the present invention, the capping layer has a compressive strain. A compressive strain is thought to improve hole mobility. In an embodiment of the present invention, current flows in a direction perpendicular to the strain in capping layer 210. In an embodiment of the present invention, the strain in the capping layer 210 on the sidewalls 211 of semiconductor body 208 is greater than the strain in the capping layer 210 on the top surface 209 of semiconductor body 208.
[0020] In an embodiment of the present invention, the semiconductor capping layer 210 is a single crystalline silicon film. In an embodiment of the present invention, the capping layer 210 is a single crystalline silicon film formed on a silicon-germanium alloy body 208. A single crystalline silicon film formed on a silicon-germanium alloy semiconductor body 208 will cause the single crystalline silicon film to have a tensile stress. In an embodiment of the present invention, the capping layer 210 is a single crystalline silicon film formed on a silicon-carbon alloy semiconductor body 208. A single crystalline silicon capping layer 210 formed on a silicon-carbon alloy semiconductor body 208 will cause the single crystalline silicon film 210 to have a compressive stress.
[0021] In an embodiment of the present invention, the semiconductor capping layer 210 is formed to a thickness less than the amount at which the lattice of the single crystalline film will relax. In an embodiment of the present, the semiconductor capping layer 210 is formed to a thickness between 50-300 Å. In an embodiment of the present invention, the thickness of the capping layer on the sidewalls 211 of semiconductor body 208 is the same as the thickness of the capping layer 210 on the top surface 209 of semiconductor body 208 as illustrated in FIG. 2 . In an embodiment of the present invention, the semiconductor capping layer 210 is formed thicker on the top surface of the semiconductor body 208 than on the sidewalls 211, such as shown, for example, in FIG. 4C .
[0022] Transistor 200 includes a gate dielectric layer 212. Gate dielectric layer 212 is formed on capping layer 210 formed on the sidewalls 211 of semiconductor body 208 and is formed on semiconductor capping layer 210 formed on the top surface 209 of semiconductor body 208. Gate dielectric layer 210 can be any well known gate dielectric layer. In an embodiment of the present invention, the gate dielectric layer is a silicon dioxide (SiO2), silicon oxynitride (SiOxNy), or a silicon nitride (Si3N4) dielectric layer. In an embodiment of the present invention, the gate dielectric layer 212 is a silicon oxynitride film formed to a thickness between 5-20 Å. In an embodiment of the present invention, the gate dielectric layer 212 is a high K gate dielectric layer, such as a metal oxide dielectric, such as but not limited to tantalum pentaoxide (Ta2O5), titanium oxide (TiO2), hafnium oxide (HfO) and zirconium oxide (ZrO). Gate dielectric layer 212, however, can be other types of high K dielectrics, such as but not limited to PZT and BST.
[0023] Transistor 200 includes a gate electrode 214. Gate electrode 214 is formed on and around the gate dielectric layer 212 as shown in FIG. 2 . Gate electrode 214 is formed on and adjacent to gate dielectric layer 212 formed on capping layer 210 formed on sidewall 211 of semiconductor body 208 and is formed on gate dielectric layer 212 formed on capping layer 210 formed on the top surface 209 of semiconductor body 208 and is formed on or adjacent to gate dielectric layer 212 formed on capping layer 210 formed on sidewall 211 of gate electrode 208 as shown in FIG. 2 . Gate electrode 214 has a pair of laterally opposite sidewalls 216 separated by a distance which defines the gate length (Lg) of transistor 200. In an embodiment of the present invention, the laterally opposite sidewalls 216 of gate electrode 214 run in a direction perpendicular to the laterally opposite sidewalls 211 of semiconductor body 208. Gate electrode 214 can be formed of any suitable gate electrode material. In an embodiment of the present invention, gate electrode 214 comprises polycrystalline silicon film doped to a concentration density between 1×109 to 1×1020 atoms/cm3. Gate electrode 214 can be doped to an n type conductivity for an n type device and p type conductivity for a p type device. In. an embodiment of the present invention, the gate electrode can be a metal gate electrode. In an embodiment of the present invention, the gate electrode 214 is formed of a metal film having a work function which is tailored for an n type device, such as a work function between 3.9 eV to 4.2 eV. In an embodiment of the present invention, the gate electrode 214 is formed from a metal film having a work function tailored for a p type device, such as a work function between 4.9 eV to 5.2 eV. In an embodiment of the present invention, the gate electrode 214 is formed from a material having midgap work function between 4.6 to 4.8 eV. A midgap work function is ideal for use when semiconductor body 208 and capping layer 210 are intrinsic semiconductor films. It is to be appreciated that gate electrode 214 need not necessarily be a single material and can be composite stack of thin films, such as but not limited to polycrystalline silicon/metal electrode or metal polycrystalline silicon electrode.
[0024] Transistor 200 has a pair source/drain regions formed in semiconductor body 208 as well as in capping layer on opposite sides of a laterally opposite sidewalls 216 of gate electrode 214 as shown in FIG. 2 . The source/drain regions 218 are doped to an n type conductivity when forming an n type device and doped to a p type conductivity when forming a p type device. In an embodiment of the present invention, the source/drain regions have doping concentration of between 1×1019 to 1×1021 atoms/cm3. The source/drain regions 218 can be formed of uniform concentration or can include subregions of different concentrations or doping profiles, such as tip regions (e.g., source/drain extensions). In an embodiment of the present invention, when transistor 200 is a symmetrical transistor the source and drain regions will have the same doping concentration profile. In an embodiment of the present invention, transistor 200 is an asymmetrical transistor, the source region and drain region may vary in order to obtain particular electrical characteristics.
[0025] The portion of the semiconductor body 208 and capping layer 210 located between the source/drain regions 216 and beneath the gate electrode 214 defines a channel region of the transistor. The channel region can also be defined as the area of semiconductor body 208 and capping layer 210 surrounded by gate electrode 214. The source/drain regions typically extend slightly beneath the gate electrode through, for example, diffusion to define the channel region slightly smaller than the gate electrode length (Lg). When transistor 300 is turned “ON” an inversion layer is formed in the channel region of the device which forms a conductive channel which enables current to travel between the source/drain region 340. The inversion layer or conductive channel forms in the surface of the capping layer on the sidewalls 211 of semiconductor body 208 as well as in the surface of capping layer 210 on the top surface 209 of semiconductor body 208.
[0026] By providing a gate dielectric layer 212 and a gate electrode 214 which surrounds the semiconductor body 208 and capping layer 210 on three sides, the nonplanar transistor is characterized as having three channels and three gates, one gate (G1) which extends between the source/drain regions on one side 211 of semiconductor body 208, a second gate (G2) which extends between the source/drain regions on the top surface 209 of semiconductor body 208 and the third (G3) which extends between the source/drain regions on sidewall 211 of semiconductor body 208. The gate “width” (Gw) of transistor 200 is the sum of the width of the three channel regions. That is, the gate width of transistor 200 is equal to the height of semiconductor body 208 plus the thickness of the capping layer on the top surface of sidewall 211, plus the width of semiconductor body 208 plus the thickness of the capping layer on each of the sides 211 of semiconductor body plus the height of semiconductor body 208 plus the thickness of capping layer 210 on the top surface 209 of semiconductor body 208. Larger “width” transistor can be obtained by using multiple semiconductor bodies 208 and capping layers surrounded by a single gate electrode, such as illustrated in FIG. 3I .
[0027] Although a tri-gate transistor 200 is illustrated in FIG. 2 , the present invention is equally applicable to other nonplanar transistors. For example, the present invention is applicable to a “finfet” or a double gate transistor or just two gates are formed on opposite sides of the semiconductor body. Additionally, the present invention, is applicable to “omega” gates or wrap around gate devices where the gate electrode wraps around the semiconductor body as well as underneath a portion of the semiconductor body. Performance of “finfet” devices and “omega” devices can be improved by including a strained capping layer 210 formed on a semiconductor body 208 and thereby enhancing the mobility of carriers in the device. It is to be appreciated that a nonplanar device is a device which when turned “ON” forms a conductive channel or a portion of the conductive channel in a direction perpendicular to the plane of the substrate 202. A nonplanar transistor can also be said to be a device where the conductive channel regions are formed both in the horizontal and vertical directions.
[0028] FIGS. 3A-3I illustrate a method of forming a bulk nonplanar transistor having a strain enhanced mobility in accordance with an embodiment of the present invention. First a semiconductor substrate 300 is provided as shown in FIG. 3A . In an embodiment of the present invention, semiconductor substrate 300 is a monocrystalline silicon substrate. Substrate 300 need not necessarily be a silicon substrate and can be other types of substrates, such as a silicon germanium substrate, a germanium substrate, a silicon germanium alloy, a gallium arsenide, InSb, and GaP. In an embodiment of the present invention, the semiconductor substrate 300 is an intrinsic (i.e., undoped) silicon substrate. In other embodiments of the present invention, the semiconductor substrate 300 is doped to a p type or n type conductivity with a concentration between 1×106 to 1×1019 atom/cm3. Next, a mask having mask portions 302 for forming isolation regions is formed on substrate 300 as shown in FIG. 3A . In an embodiment of the present invention, the mask is an oxidation resistant mask. In an embodiment of the present invention, the mask portions 302 comprise a thin pad oxide layer 304 and a thicker silicon nitride or oxidation resistant layer 306. The mask portions 302 define active regions 308 in substrate 300 where transistor bodies are to be formed. The mask portions 302 can be formed by blanket depositing a pad oxide layer and then a silicon nitride layer over substrate 300. Next, well known photolithography techniques are used to mask, expose and develop a photoresist masking layer over locations where mask portions 302 are to be formed. The nitride film 306 and the pad oxide layers 304 are then etched in alignment with the formed photoresist mask to form mask portions 302 as shown in FIG. 3A .
[0029] In an embodiment of the present invention, mask portions 302 have a width (W1) which is the minimum width or minimum feature dimension (i.e., critical dimension (CD)) which can be defined utilizing photolithography in the fabrication of the transistor. Additionally, in an embodiment of the present invention, mask portions 302 are separated by a distance D1 which is the minimum distance which can be defined utilizing photolithography in the fabrication process. That is, mask portions 302 have the smallest dimension and are spaced apart by the smallest dimension (i.e., critical dimensions) which can be reliably and achieved utilizing the photolithography process used to fabricate the transistor. In this way, mask portions 302 are defined to have the smallest size and greatest density capable of being achieved with the photolithography process used in fabrication of the transistor.
[0030] In an embodiment of the present invention, mask portions 302 have a thickness (T1) which is equal to or greater than the thickness or height desired for the subsequently formed semiconductor body or bodies.
[0031] Next, as shown in FIG. 3B , the exposed portions of semiconductor 300 are etched in alignment with the outside edges of mask portion 302 to form trench openings 310. The trench openings are etched to a depth sufficient to isolate adjacent transistors from one another.
[0032] Next, as shown in FIG. 3C , the trenches are filled with a dielectric layer 312 to form shallow trench isolation (STI) regions 312 in substrate 300. In an embodiment of the present invention, the dielectric layer is formed by first growing a thin liner oxide in the bottom of sidewalls of trench 310. Next, trench 312 is filled by blanket depositing an oxide dielectric layer over the liner oxide by, for example, a high density plasma (HDP) chemical vapor deposition process. The fill dielectric layer will also form on the top of mask portions 302. The fill dielectric layer can then be removed from the top of mask portions 302 by, for example, chemical mechanical polishing. The chemical mechanical polishing process is continued until the top surface of mask portions 302 is revealed and the top surface of shallow trench isolation regions 312 substantially planar with the top surface of mask portion 302 as shown in FIG. 3C .
[0033] Although shallow trench isolation regions are ideally used in the present invention, other well known isolation regions and techniques, such as local oxidation of silicon (LOCOS) or recessed LOCOS may be utilized.
[0034] Next, as shown in FIG. 3D , mask portions 302 are removed from substrate 300 to form semiconductor body openings 314. First a silicon nitride portion 306 is removed utilizing an etchant which etches away the oxidation resistant or silicon nitride portion 306 without significantly etching the isolation regions 312. After removing silicon nitride portion 306, the pad oxide portion 304 is removed. Pad oxide portion 304 can be removed, for example, with a wet etchant comprising hydrofluoric acid (HF). Removing of mask portions 302 forms a semiconductor body opening or trench 314 having substantially vertical sidewalls. The vertical sidewall enables the semiconductor body to be grown within the trench and confined therein to enable a semiconductor body to be formed with nearly vertical sidewalls.
[0035] Next, as shown in FIG. 3E , a semiconductor body film 316 is formed in opening 314 as shown in FIG. 3E . In an embodiment of the present invention, the semiconductor body film 316 is an epitaxial semiconductor film. In an embodiment of the present invention, when a strain enhanced semiconductor device is desired, the semiconductor film is formed from a single crystalline semiconductor film having a different lattice constant or different lattice size than the underlying semiconductor substrate upon which it is grown, so that the semiconductor film is under strain. In an embodiment of the present invention, the single crystalline silicon film 316 has a larger lattice constant or lattice size than the underlying semiconductor substrate 300. In an embodiment of the present invention, the single crystalline semiconductor film 316 has a smaller lattice size or constant than the underlying semiconductor substrate 300.
[0036] In an embodiment of the present invention, the semiconductor film 316 is an epitaxial silicon germanium alloy film selectively grown on a silicon monocrystalline substrate 300. A silicon germanium alloy can be selectively grown in an epitaxial reactor utilizing a deposition gas comprising, dichlorosilance (DCS), H2, germane (GeH4), and HCl. In an embodiment of the present invention, the silicon germanium alloy comprises between 5-40% germanium and ideally between 15-25% germanium. In an embodiment of the present invention, epitaxial semiconductor film 316 is a single crystalline silicon carbon alloy formed on a silicon substrate 300. The single crystalline semiconductor film 316 is deposited to a thickness desired for the thickness of the semiconductor body. In an embodiment of the present invention, it is grown or deposited to a thickness less than the height of the top surface of isolation regions 312. In this way, the isolation regions 312 confines the semiconductor film 316 within the trench so that a semiconductor film with nearly vertical sidewalls is formed. Alternatively, semiconductor film 316 can be blanket deposited over substrate 300 including within trench 314 and on top of isolation regions 312 and then polished back so that the semiconductor film 316 is removed from the top of the isolation regions and remains only within trenches 314 as shown in FIG. 3E .
[0037] In an embodiment of the present invention, the semiconductor film 316 is an undoped or intrinsic semiconductor film. In an embodiment of the present invention, when fabricating a p type device, the semiconductor film 316 doped to an n type conductivity with a concentration between 1×1016 to 1×1019 atoms/cm3. In an embodiment of the present invention, when fabricating an n type device the semiconductor film 316 is doped to a p type conductivity with a concentration between 1×1016 to 1×1019 atoms/cm3. The semiconductor film 316 can be doped during deposition in an “insitu” process by including a dopant gas in the deposition process gas mix. Alternatively, the semiconductor film 316 can be subsequently doped by, for example, ion implantation or thermal diffusion to form a doped semiconductor film 316.
[0038] Next, isolation regions 312 are etched back or recessed to expose the sidewalls 320 of semiconductor film 316 and thereby form semiconductor bodies 318 as shown in FIG. 3F . Semiconductor bodies 318 have nearly vertical sidewalls 320 because semiconductor film 316 was laterally confined by isolation regions 312 during deposition. Isolation regions 312 are etched back with an etchant which does not significantly etch the semiconductor film 316. When semiconductor film 316 is a silicon or silicon alloy isolation regions 312 can be recessed utilizing a wet etchant comprising HF. In an embodiment of the present invention, isolation regions are etched back to a level so that they are substantially planar with the top surface of the active regions 308 formed in semiconductor substrate 300 as shown in FIG. 3F .
[0039] Next, as shown in FIG. 3G , a semiconductor capping layer 322 is formed on the top surface 319 and sidewalls 320 of semiconductor body 318. Semiconductor capping layer 322 is a single crystalline semiconductor film. In an embodiment of the present invention, the semiconductor capping layer 322 is formed of a material having a different lattice constant or size than semiconductor body 318. In an embodiment of the present invention, semiconductor capping layer 322 is a single crystalline silicon film. In an embodiment of the present invention, semiconductor capping layer 322 is a single crystalline silicon film formed on a silicon germanium alloy body 318. In an embodiment of the present invention, semiconductor capping layer 322 is a single crystalline silicon film formed on a silicon-carbon alloy semiconductor body 318. A single crystalline silicon capping layer 322 can be selectively deposited in an epitaxial deposition reactor utilizing a process gas comprising DCS, HCl and H2. In an embodiment of the present invention, semiconductor capping layer 322 is formed to a thickness less than an amount which will cause substantial relaxation in semiconductor capping layer 322. In an embodiment of the present invention, semiconductor capping layer 322 is formed to a thickness sufficient to enable the entire inversion layer to be formed in the capping layer when the transistor is turn “ON”. In an embodiment of the present invention, semiconductor capping layer 322 is formed to a thickness between 50-300 Å. In an embodiment of the present invention, semiconductor capping layer 322 is an undoped or intrinsic semiconductor film. In an embodiment of the present invention, semiconductor capping layer 322 is doped to an n type conductivity between 1×1016 to 1×1019 atoms/cm3 when forming a p type device and is doped to a p type conductivity between 1×1016 to 1×1019 atoms/cm3 when forming an n type device. In an embodiment of the present invention, semiconductor capping layer 322 is doped in an insitu deposition process. Alternatively, capping layer 322 can be doped by other well known techniques, such as by ion implantation or solid source diffusion.
[0040] Next, as shown in FIG. 3H , a gate dielectric film 324 is formed on capping layer 322 formed on the sidewalls 320 of semiconductor body 318 and is formed on the capping layer 322 formed on the top surface 319 of semiconductor body 318 as shown in FIG. 3H . In an embodiment of the present invention, gate dielectric layer 324 is a grown gate dielectric layer, such as but not limited to a silicon dioxide layer, a silicon oxynitride layer or a combination thereof. A silicon oxide or silicon oxynitride layer can be grown on semiconductor capping layer utilizing a well known dry/wet oxidation process. When gate dielectric layer 324 is grown it will form only on semiconductor containing areas, such as capping layer 322 and not on isolation regions 312. Alternatively, gate dielectric layer 324 can be a deposited dielectric layer. In an embodiment of the present invention, gate dielectric layer 324 is a high K gate dielectric layer, such as a metal oxide dielectric layer, such as but not limited to hafnium oxide, zirconium oxide, tantalum oxide and titanium oxide. A high K metal oxide dielectric layer can be deposited by any well known technique, such as chemical vapor deposition or sputter deposition. When gate dielectric layer 324 is deposited it will also form on isolation regions 312.
[0041] Next, as shown in FIG. 3H , a gate electrode material 326 is blanket deposited over substrate 300 so that it deposits onto and around gate dielectric layer 324. That is, the gate electrode material is deposited onto the gate dielectric layer 324 formed on capping layer 322 formed on the top surface of semiconductor body 318 and is formed or adjacent to capping layer 322 formed on the sidewalls 320 of semiconductor body 318. In an embodiment of the present invention, the gate electrode material 326 is polycrystalline silicon. In an embodiment of the present invention, the gate electrode material 326 is a metal film. In an embodiment of the present invention, gate electrode material 326 is a metal film having a work function tailored for an n type device and in an embodiment of the present invention, the gate electrode material is metal film having a work function tailored for a p type device. Gate electrode material 326 is formed to a thickness sufficient to completely cover or surround semiconductor bodies 318, capping layer 322 and gate dielectric layer 324 as shown in FIG. 3H .
[0042] Next, as shown in FIG. 3I , the gate electrode material 326 and gate dielectric layer 324 are patterned by well known techniques to form a gate electrode 330 and a gate dielectric layer 328. Gate electrode material 326 and gate dielectric layer 324 can be patterned utilizing well known photolithography and etching techniques. Gate electrode 330 has a pair of laterally opposite sidewalls 332 which define the gate length of the device. In an embodiment of the present invention, laterally opposite sidewalls 332 run in a direction perpendicular to semiconductor bodies 318. Although, a subtractive process is shown for the formation of gate electrode 330, other well known techniques, such as a replacement gate process may be utilized to form gate electrode 330.
[0043] Next, as also shown in FIG. 3I , a pair of source/drain regions 340 are formed in capping layer 332 and semiconductor body 318 on opposite sides of gate electrode 330. When forming an n type device, source/drain regions can be formed to an n type conductivity with a concentration between 1×1020 to 1×1021 atoms/cm3. In an embodiment of the present invention, when forming a p type device, source/drain regions having a p type conductivity with a concentration between 1×1020 to 1×1021 atoms/cm3 can be formed. Any well known technique, such as ion implantation or thermal diffusion, may be utilized to form the source/drain regions. When ion implantation is used, the gate electrode 330 can be used to mask the channel region of the transistor from the ion implantation process and thereby self-aligning the source/drain regions 340 with the gate electrode 330. Additionally, if desired, source/drain regions may include sub-regions, such as source/drain extensions and source/drain contact regions. Well known processes including formation of spacers can be utilized to form the sub-regions. Additionally, if desired, silicide can be formed on the source/drain regions 340 and on top of the gate electrode 330 to further decrease the electrical contact resistance. This completes the fabrication of bulk nonplanar transistor having strain enhanced mobility.
[0044] Well known “back end” techniques can be utilized to form metal contacts, metallization layers and interlayer dielectrics to interconnect various transistors together into functional integrated circuits, such as microprocessors.
[0045] A valuable aspect of the present invention, is that the capping layer increases the gate width of the transistor. In this way, minimum feature dimension and spacing can be used to form the semiconductor bodies and then the capping layer can be formed on and around the minimally defined semiconductor bodies to increase the gate width of the device. This increases the current per area of the device which improves device performance. Formation of a capping layer on minimally defined and separated features reduces the distance between minimally spaced bodies to a distance less than the critical dimension or less than the dimension achievable with photolithography process used to define the device. In this way, the formation of a capping layer enables larger gate width to be achieved with each semiconductor body while still defining the bodies with the minimum critical dimensions (CD) and spacing. Utilizing a capping layer to increase the gate width is valuable even in applications which do not require or desire stress enhanced mobility. As such, embodiments of the present invention include applications where, for example, silicon capping layers are formed on minimally spaced silicon bodies in order to increase the gate width of the fabricated transistor. Additionally, use of a capping layer to increase gate width per area is useful in non-bulk devices, such as tri-gate or nonplanar devices formed on insulated substrates, such as in silicon on insulator (SOI) substrates.
[0046] In embodiments of the present invention, stacks of semiconductor films (i.e., bulk semiconductor 300, semiconductor body 318 and capping layer 322) are engineered to produce high strain in the capping layer 322 which can dramatically increase carrier mobility. FIG. 5 illustrates how a bulk silicon monocrystalline silicon substrate, a silicon germanium alloy semiconductor body 320 and a silicon capping layer 322 can produce high tensile stress in the silicon capping layer 322. When growing an epitaxial silicon germanium alloy film 316 on a monocrystalline substrate 300 (FIG. 3E ) the lattice constant of the plane 502 of the silicon germanium film 318 parallel to the surface of the silicon monocrystalline substrate 300 is matched to the silicon lattice of the bulk silicon substrate 300. The lattice constant of the plane 504 of the silicon germanium alloy 316 perpendicular to the silicon substrate surface is larger than the plane 502 parallel to the silicon substrate 300 due to the tetragonal distortion of the silicon germanium epitaxial film 316. Once the isolation regions 312 are recessed (FIG. 3F ) to form silicon germanium body 318 the silicon germanium lattice on the top 319 will expand and the lattice constant on the sides will contract due to the presence of free surface. In general the lattice constant on the sidewall 320 of the silicon germanium alloy 318 will be larger than the lattice constant on the top surface 319 of the silicon germanium alloy which will be greater than the lattice constant of the silicon germanium alloy on the silicon monocrystalline substrate. When a silicon capping layer 322 is grown on the strained silicon germanium alloy, (FIG. 3G ) the silicon germanium alloy 318 will impose its lengthened vertical cell dimension 504 on an already smaller cell dimension of the silicon capping layer 322 producing a orthorhombic strained silicon capping layer 322 on the sidewalls of the SiGe body 318. Thus, the silicon capping layer formed on the sidewalls 322 of the silicon germanium alloy will witness a substantial tensile strain and a lower but significant tensile strain on the top surface 319 of the silicon germanium alloy. The strain produced in silicon capping layer 322 is in a direction perpendicular to current flow in the device.
[0047] FIGS. 4A-4C illustrate a method of forming a bulk nonplanar transistor having strain enhanced mobility wherein the capping layer is formed thicker on the top surface of the semiconductor body than on the sidewalls. As illustrated in FIG. 4A , semiconductor body film 316 is grown between isolation regions 312 as described with respect to FIG. 3E. In this embodiment, however, a first portion 410 of the capping layer is grown on semiconductor body 316 prior to recessing isolation regions 312. In an embodiment of the present invention, silicon nitride layer 306 is formed thicker than necessary for the semiconductor body 318 so that additional room is provided to enable the first portion 410 of the semiconductor capping layer to be grown within the trench 310. In this way, the first portion of the capping layer 410 can be confined within the isolation regions 312. After formation of the first portion 410 of the capping layer, the isolation regions 312 are recessed back as described above to form a semiconductor body 318 having a capping layer 410 formed on the top surface thereof as shown in FIG. 4B . Next, as shown in FIG. 4C , a second portion 412 of the capping layer is grown on the sidewalls 320 of the semiconductor body 318 and on the first portion 410 of the capping layer formed on the top surface 319 of semiconductor body 320. In an embodiment of the present invention, the semiconductor capping layer 410 is formed to a thickness substantially equal to the thickness of the second portion of the capping layer 412. In this way, when a substantially square semiconductor body 318 is formed, the semiconductor body 318 plus capping layer will still provide a substantially square capped body. Next, processing can continue as illustrated in FIGS. 3H and 3I to complete fabrication of the bulk nonplanar transistor having a strain enhanced mobility.
Claims
We claim:
1. A method of forming a semiconductor device comprising:
forming a pair of isolation regions in a semiconductor substrate, said pair of isolation regions defining an active substrate region in said semiconductor substrate therebetween, said isolation region extending above said substrate;
forming a semiconductor film on said active region of said semiconductor substrate between said pair of isolation regions;
etching back said isolation regions to form a semiconductor body from said semiconductor film wherein said semiconductor body has a top surface and a pair of laterally opposite sidewalls;
forming a semiconductor capping layer on said top surface and said sidewalls of said semiconductor body;
forming a gate dielectric layer over said capping layer formed on said sidewalls of said top surface of said semiconductor body;
forming a gate electrode having a pair of laterally opposite sidewalls on and around said gate dielectric layer; and
forming a pair of source/drain regions in said semiconductor body on opposite sides of said gate electrode.
2. The method of claim 1 wherein said semiconductor film is selectively grown from said active region of said semiconductor substrate.
3. The method of claim 1 wherein said capping layer is selectively grown from said semiconductor body.
4. The method of claim 1 wherein said isolation regions are etched back with a wet etchant.
5. The method of claim 1 wherein said semiconductor capping layer has a tensile stress.
6. The method of claim 5 wherein said semiconductor capping layer has a greater tensile stress on the sidewalls of said semiconductor body than on the top surface of said semiconductor body.
7. The method of claim 5 wherein said source/drain regions are n type conductivity.
8. The method of claim 1 wherein said semiconductor substrate is a silicon substrate and wherein said semiconductor body is a silicon germanium alloy and wherein said semiconductor capping layer is silicon.
9. The method of claim 1 wherein said semiconductor capping layer has a compressive stress.
10. The method of claim 9 wherein said semiconductor capping layer has a greater compressive stress on the sidewalls than on the top surface of said semiconductor body.
11. The method of claim 9 wherein said semiconductor substrate is a monocrystalline silicon substrate, wherein said semiconductor body comprises a silicon-carbon alloy and wherein said semiconductor capping layer an expitaxial silicon.
12. The method of claim 9 wherein said source/drain regions are p type conductivity.
13. A method of forming a semiconductor device comprising:
forming a pair of spaced apart isolation regions in a semiconductor substrate, said spaced apart isolation regions defining an active substrate area in said substrate wherein said isolation regions extend above said active substrate area;
forming a semiconductor film on said active area of said substrate between said isolation regions;
forming a first capping layer on said top surface of said semiconductor film between said isolation regions;
etching back said isolation regions to form a semiconductor body having a top surface with said first capping layer and a pair of laterally opposite sidewalls;
forming a second capping layer on said first capping layer on the top surface of said semiconductor body and on said sidewalls of said semiconductor body;
forming a gate dielectric layer on said second capping layer on said first capping layer on said semiconductor body and on said second capping layer on said sidewalls of said semiconductor body;
forming a gate electrode having a pair of laterally opposite sidewalls on and around said gate dielectric layer; and
forming a pair of source/drain regions in said semiconductor body on opposite sides of said gate electrode.
14. The method of claim 13 wherein said first and second capping layer are epitaxial silicon and wherein said semiconductor body is a silicon germanium alloy and wherein said semiconductor substrate is a silicon monocrystalline substrate.
15. The method of claim 13 wherein said first and second capping layer are epitaxial silicon, wherein said semiconductor body is a silicon-carbon alloy and wherein said semiconductor substrate is a silicon monocrystalline substrate.
16. The method of claim 13 wherein said first and second semiconductor capping layers have a tensile stress.
17. The method of claim 13 wherein said first and second semiconductor capping layers have a compressive stress.
18. The method of claim 13 wherein said semiconductor film has a different lattice structure than said semiconductor substrate so that said semiconductor film has a stress formed therein.
Patent Citations (93)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4906589(A) | 1990-03-01 | Chao | Applicant |
| US5124777(A) | 1992-06-01 | Lee et al. | Applicant |
| US5338959(A) | 1994-08-01 | Kim et al. | Applicant |
| US5346839(A) | 1994-09-01 | Sundaresan | Applicant |
| US5466621(A) | 1995-11-01 | Hisamoto et al. | Applicant |
| US5545586(A) | 1996-08-01 | Koh | Applicant |
| US5563077(A) | 1996-10-01 | Ha | Applicant |
| US5578513(A) | 1996-11-01 | Maegawa | Applicant |
| US5658806(A) | 1997-08-01 | Lin et al. | Applicant |
| US5701016(A) | 1997-12-01 | Burroughs et al. | Applicant |
| US5716879(A) | 1998-02-01 | Choi et al. | Applicant |
| US5827769(A) | 1998-10-01 | Aminzadeh et al. | Applicant |
| US5888309(A) | 1999-03-01 | Yu | Applicant |
| US5905285(A) | 1999-05-01 | Gardner et al. | Applicant |
| US6163053(A) | 2000-12-01 | Kawashima | Applicant |
| US6252284(B1) | 2001-06-01 | Muller et al. | Applicant |
| US6376317(B1) | 2002-04-01 | Forbes et al. | Applicant |
| US6396108(B1) | 2002-05-01 | Krivokapic et al. | Applicant |
| US6407442(B2) | 2002-06-01 | Inoue et al. | Applicant |
| US6413802(B1) | 2002-07-01 | Hu et al. | Applicant |
| US6413877(B1) | 2002-07-01 | Annapragada | Applicant |
| US6475869(B1) | 2002-11-01 | Yu | Applicant |
| US6475890(B1) | 2002-11-01 | Yu | Applicant |
| US6483156(B1) | 2002-11-01 | Adkisson et al. | Applicant |
| US6525403(B2) | 2003-02-01 | Inaba et al. | Examiner |
| US6562665(B1) | 2003-05-01 | Yu | Applicant |
| US6611029(B1) | 2003-08-01 | Ahmed et al. | Applicant |
| US6635909(B2) | 2003-10-01 | Clark et al. | Applicant |
| US6645797(B1) | 2003-11-01 | Buynoski et al. | Applicant |
| US6680240(B1) | 2004-01-01 | Maszara | Applicant |
| US6706571(B1) | 2004-03-01 | Yu et al. | Applicant |
| US6709982(B1) | 2004-03-01 | Buynoski et al. | Applicant |
| US6713396(B2) | 2004-03-01 | Anthony | Applicant |
| US6716684(B1) | 2004-04-01 | Krivokapic et al. | Applicant |
| US6716690(B1) | 2004-04-01 | Wang et al. | Applicant |
| US6730964(B2) | 2004-05-01 | Horiuchi | Applicant |
| US6756657(B1) | 2004-06-01 | Zhang et al. | Applicant |
| US6764884(B1) | 2004-07-01 | Yu et al. | Applicant |
| US6790733(B1) | 2004-09-01 | Natzle et al. | Applicant |
| US6794313(B1) | 2004-09-01 | Chang | Applicant |
| US6835618(B1) | 2004-12-01 | Dakshina-Murthy et al. | Applicant |
| US6858478(B2) | 2005-02-01 | Chau et al. | Applicant |
| US6867433(B2) | 2005-03-01 | Yeo et al. | Examiner |
| US6884154(B2) | 2005-04-01 | Mizushima et al. | Applicant |
| US6921982(B2) | 2005-07-01 | Joshi et al. | Applicant |
| US2002/0011612(A1) | 2002-01-01 | Hieda | Applicant |
| US2002/0036290(A1) | 2002-03-01 | Inaba et al. | Applicant |
| US2002/0081794(A1) | 2002-06-01 | Ito | Applicant |
| US2002/0166838(A1) | 2002-11-01 | Nagarajan | Applicant |
| US2002/0167007(A1) | 2002-11-01 | Yamazaki et al. | Applicant |
| US2003/0057486(A1) | 2003-03-01 | Gambino et al. | Applicant |
| US2003/0085194(A1) | 2003-05-01 | Hopkins, Jr. | Applicant |
| US2003/0098488(A1) | 2003-05-01 | O'Keeffe et al. | Applicant |
| US2003/0102497(A1) | 2003-06-01 | Fried et al. | Applicant |
| US2003/0111686(A1) | 2003-06-01 | Nowak | Applicant |
| US2003/0122186(A1) | 2003-07-01 | Sekigawa et al. | Applicant |
| US2003/0143791(A1) | 2003-07-01 | Cheong et al. | Applicant |
| US2003/0151077(A1) | 2003-08-01 | Mathew et al. | Applicant |
| US2003/0201458(A1) | 2003-10-01 | Clark et al. | Applicant |
| US2003/0227036(A1) | 2003-12-01 | Sugiyama et al. | Applicant |
| US2004/0031979(A1) | 2004-02-01 | Lochtefeld et al. | Applicant |
| US2004/0036118(A1) | 2004-02-01 | Adadeer et al. | Applicant |
| US2004/0036127(A1) | 2004-02-01 | Chau et al. | Applicant |
| US2004/0092062(A1) | 2004-05-01 | Ahmed et al. | Applicant |
| US2004/0092067(A1) | 2004-05-01 | Hanafi et al. | Applicant |
| US2004/0094807(A1) | 2004-05-01 | Chau et al. | Applicant |
| US2004/0110097(A1) | 2004-06-01 | Ahmed et al. | Applicant |
| US2004/0119100(A1) | 2004-06-01 | Nowak et al. | Applicant |
| US2004/0126975(A1) | 2004-07-01 | Ahmed et al. | Applicant |
| US2004/0166642(A1) | 2004-08-01 | Chen et al. | Applicant |
| US2004/0180491(A1) | 2004-09-01 | Arai et al. | Applicant |
| US2004/0191980(A1) | 2004-09-01 | Rios et al. | Applicant |
| US2004/0195624(A1) | 2004-10-01 | Liu et al. | Applicant |
| US2004/0198003(A1) | 2004-10-01 | Yeo et al. | Applicant |
| US2004/0219780(A1) | 2004-11-01 | Ohuchi | Applicant |
| US2004/0227187(A1) | 2004-11-01 | Cheng et al. | Applicant |
| US2004/0238887(A1) | 2004-12-01 | Nihey | Applicant |
| US2004/0256647(A1) | 2004-12-01 | Lee et al. | Applicant |
| US2004/0262683(A1) | 2004-12-01 | Bohr et al. | Applicant |
| US2004/0262699(A1) | 2004-12-01 | Rios et al. | Applicant |
| US2005/0035415(A1) | 2005-02-01 | Yeo et al. | Examiner |
| US2005/0118790(A1) | 2005-06-01 | Lee et al. | Applicant |
| US2005/0127362(A1) | 2005-06-01 | Zhang et al. | Applicant |
| US2005/0145941(A1) | 2005-07-01 | Bedell et al. | Applicant |
| US2005/0224797(A1) | 2005-10-01 | Ko et al. | Applicant |
| US2005/0224800(A1) | 2005-10-01 | Lindert | Applicant |
| EP623963(A1) | 1994-11-01 | Applicant | |
| EP1202335(A) | 2002-05-01 | Applicant | |
| EP1566844(A2) | 2005-08-01 | Applicant | |
| JP6177089 | 1994-06-01 | Applicant | |
| JP2002298051 | 2003-10-01 | Applicant | |
| WO2/43151(A) | 2002-05-01 | Applicant | |
| WO2004/059726(A1) | 2004-07-01 | Applicant |
Non-Patent Literature (36)
- International Search Report PCT/US2005/000947.Applicant
- International Search Report PCT/US2005/020339.Applicant
- B. Jin et al., “Mobility Enhancement in Compressively Strained SiGe Surface Channel PMOS Transistors with Hf02/TiN Gate Stack”, Proceedings of the First Joint International Symposium, 206th Meeting of Electrochemical Society, Oct. 2004, pp. 111-122.Applicant
- R. Chau, “Advanced Metal Gate/High-K Dielectric Stacks for High-Performance CMOS Transistors”, Proceedings of AVS 5th International Conference of Microelectronics and Interfaces, Mar. 2004, (3 pgs.).Applicant
- International Search Report PCT/US2005/033439, mailed Jan. 31, 2006 (7 pgs.).Applicant
- International Search Report PCT/US2005/035380, mailed Feb. 13, 2006 (14 pgs.).Applicant
- International Search Report PCT/US2005/037169, mailed Feb. 23, 2006 (11 pgs.).Applicant
- Sung Min Kim, et al., A Novel Multi-channel Field Effect Transistr (McFET) on Bulk Si for High Performance Sub-80nm Application, IEDM 04-639, 2004 IEEE, pp. 27.4.1-27.4.4.Applicant
- Yang-Kyu Choi, et al., “A Spacer Patterning Technology for Nanoscale CMOS” IEEE Transactions on Electron Devices, vol. 49, No. 3, Mar. 2002, pp. 436-441.Applicant
- W. Xiong, et al., “Corner Effect in Multiple-Gate SOI MOSFETs” 2003 IEEE, pp. 111-113.Applicant
- Weize Xiong, et al., “Improvement of FinFET Electrical Characteristics by Hydrogen Annealing” IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, XP-001198998, pp. 541-543.Applicant
- Fu-Liang Yang, et al., “5nm-Gate Nanowire FinFET” 2004 Symposium on VLSI Technology Digest of Technical Papers, 2004 IEEE, pp. 196-197.Applicant
- T. M. Mayer, et al., “Chemical Vapor Deposition of Fluoroalkylsilane Monolayer Films for Adhesion Control in Microelectromechanical Systems” 2000 American Vacuum Society B 18(5), Sep./Oct. 2000, pp. 2433-2440.Applicant
- T. Park et al., “Fabrication of Body-Tied FinFETs (Omega MOSFETS) Using Bulk Si Wafers”, 2003 Symposia on VLSI Technology Digest of Technical Papers, Jun. 2003, pp. 135-136.Applicant
- Jing Guo et al. “Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors” Applied Physics Letters, vol. 80, No. 17, pp. 3192-2194 (Apr. 29, 2002).Applicant
- Ali Javey et al., “High-K Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates”, Advance Online Publication, Published online, pp. 1-6 (Nov. 17, 2002).Applicant
- Richard Martel et al., “Carbon Nanotube Field Effect Transistors for Logic Applications” IBM, T.J. Watson Research Center, 2001 IEEE, IEDM 01, pp. 159-162.Applicant
- David M. Fried et al., “Improved Independent Gate N-Type FinFET Fabrication and Characterization”, IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 592-594.Applicant
- David M. Fried et al., “Improved Independent Gate P-Type Independent-Gate FinFETs”, IEEE Electron Device Letters, vol. 25, No. 4, Apr. 2004, pp. 199-201.Applicant
- Charles Kuo et al. “A Capacitorless Double Gate DRAM Technology for Sub-100-nm Embedded and Stand-Alone Memory Applications, IEEE Transactions on Electron Devices”, vol. 50, No. 12, Dec. 2003, pp. 2408-2416.Applicant
- Charles Kuo et al., “A Capacitorless Double-Gate DRAM Cell Design for High Density Applications”, 2002 IEEE International Electron Devices Meeting Technical Digest, Dec. 2002, pp. 843-846.Applicant
- Takashi Ohsawa et al., “Memory Design Using a One-Transistor Gain Cell on SOI”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1510-1522.Applicant
- T. Tanaka et al., Scalability Study on a Capacitorless 1T-DRAM: From Single-Gate PD-SOI to Double-Gate FinDram, 2004 IEEE International Electron Devices Meeting Technical Digest, Dec. 2004, 4 pages.Applicant
- Burenkov, A. et al., “Corner Effect in Double and Triple Gate FINFETs”, European Solid-State Device Research, 2003 33rd Conference on Essderc '03 Sep. 2003, Piscataway, NJ, USA, IEEE, pp. 135-138, XP010676716.Applicant
- Chang, S.T. et al, “3-D Simulation of Strained Si/SiGe Heterojunction FinFETS”, Semiconductor Device Research Symposium, 2003 International, Dec. 2003, Piscataway, NJ, USA, IEEE, pp. 176-177, XP010687197.Applicant
- International Search Report PCT/US2005/010505.Applicant
- V. Subramanian et al., “A Bulk-Si-Compatible Ultrathin-body SOI Technology for Sub-100m MOSFETS” Proceeding of the 57th Annual Device Research Conference, pp. 28-29 (1999).Applicant
- Hisamoto et al., “A Folded-channel MOSFET for Deepsub-tenth Micron Era”, 1998 IEEE International Electron Device Meeting Technical Digest, pp. 1032-1034 (1998).Applicant
- Huang et al., “Sub 50-nm FinFET: PMOS”, 1999 IEEE International Electron Device Meeting Technical Digest, pp. 67-70 (1999).Applicant
- Auth et al., “Vertical, Fully-Depleted, Surroundings Gate MOSFETS On sub-0.1um Thick Silicon Pillars”, 1996 54th Annual Device Research Conference Digest, pp. 108-109 (1996).Applicant
- Hisamoto et al., “A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertical Ultrathin SOI MOSFET”, IEEE Electron Device Letters, V. 11(1), pp. 36-38 (1990).Applicant
- Jong-Tae Park et al., “Pi-Gate SOI MOSFET” IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, pp. 405-406.Applicant
- Hisamoto, Digh et al. “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm”, IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.Applicant
- International Search Report PCT/US 03/26242.Applicant
- International Search Report PCT/US 03/39727.Applicant
- International Search Report PCT/US 03/40320.Applicant