US 6,876,010 B1Grant

Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization

Issue Date:2005-04-05

•21 Claims

•6 Drawing Sheets

Abstract

A semiconductor structure including a semiconductor substrate, at least one first crystalline epitaxial layer on the substrate, the first layer having a surface which is planarized, and at least one second crystalline epitaxial layer on the at least one first layer. In another embodiment of the invention there is provided a semiconductor structure including a silicon substrate, and a GeSi graded region grown on the silicon substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing. In yet another embodiment of the invention there is provided a semiconductor structure including a semiconductor substrate, a first layer having a graded region grown on the substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing, the first layer having a surface which is planarized, and a second layer provided on the first layer. In still another embodiment of the invention there is provided a method of fabricating a semiconductor structure including providing a semiconductor substrate, providing at least one first crystalline epitaxial layer on the substrate, and planarizing the surface of the first layer.

Metadata

Assignee

Massachusetts Institute of Technology

Inventor

Eugene A. Fitzgerald

Application Information

Application Number:US 09/611,024

Filing Date:2000-07-06

Priority Date:1997-06-24

Art Unit:2826

Patent Drawings (6 sheets)

Description

Priority Information

[00002] This application is a continuation application of Ser. No. 09/103,672 filed Jun. 23, 1998, now U.S. Pat. No. 6,107,653, which claims priority from provisional applications Ser. No. 60/050,602 filed Jun. 24, 1997 and No. 60/059,765 filed Sep. 16, 1997.

Background of the Invention

[00003] The invention relates to a method of creating flat, crack-free low-dislocation-density mismatched semiconductor layers, and of controlling threading dislocation densities in Ge on Si using graded SiGe layers.

[00004] The progression of electronic and optoelectronic components and systems is creating a need for more complex system-level functions to be incorporated at the chip level. One of the effects of this demand is to bring ever-increasing pressure to use materials that are not lattice-matched to common substrates.

[00005] The technological significance of a totally miscible GeSi system has been well documented. In particular, relaxed graded GeSi buffers have been used as “substrates” for the growth of high electron mobility structures and for the integration of III-V devices on Si. The relaxed graded buffer introduces a 4% lattice mismatch between Si and Ge gradually, resulting in a disperse, three-dimensional misfit dislocation network. Strain-relieving glide of threading dislocations is facilitated, preventing the accumulation of mismatch strain. Because threading dislocations present in the initial layers can also be used to relieve strain in subsequent layers, the nucleation of additional dislocations is suppressed as the graded layer growth progresses. However, a complication arises during thick grades to high Ge concentrations.

[00006] The characteristic crosshatch surface roughness and the underlying strain fields of the misfit array can overlap, blocking threading dislocation glide and leading to dislocation pile-ups. The formation of these pile-ups necessitates the nucleation of additional threading dislocations, as the trapped threading dislocations can no longer contribute to strain relief. Growth on offcut Si substrates has been shown to improve surface morphology and decrease the number of pile-ups, but not eliminate them entirely. Therefore, an increase in threading dislocation density and the number of pile-ups is always observed as the thickness of graded layers increases.

Summary of the Invention

[00007] It is therefore an object of the invention to provide a process that allows controlled relaxation of mismatched semiconductor layers so that many different semiconductor materials can be created on common substrates.

[00008] It is another object of the invention to provide a method utilizing planarization such as with chemical-mechanical polishing (CMP) which allows for the growth of relaxed graded buffers to 100% Ge without the concomitant increase in threading dislocation density.

[00009] It is yet another object of the invention to provide modifications to ultra-high vacuum chemical vapor deposition (UHVCVD) growth procedures which eliminate surface cracks due to the thermal mismatch between Si and Ge and particulate defects due to gas phase nucleation events.

[00010] Accordingly, one embodiment of the invention provides a semiconductor structure comprising a semiconductor substrate, at least one first crystalline epitaxial layer on the substrate, the first layer having a surface which is planarized, and at least one second crystalline epitaxial layer on the at least one first layer.

[00011] In another embodiment of the invention there is provided a semiconductor structure comprising a silicon substrate, and a GeSi graded region grown on the silicon substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing.

[00012] In yet another embodiment of the invention there is provided a semiconductor structure comprising a semiconductor substrate, a first layer having a graded region grown on the substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing, the first layer having a surface which is planarized, and a second layer provided on the first layer.

[00013] In still another embodiment of the invention there is provided a method of fabricating a semiconductor structure comprising providing a semiconductor substrate, providing at least one first crystalline epitaxial layer on the substrate, and planarizing the surface of the first layer.

Brief Description of the Drawings

[00014] FIG. 1 is a flowchart of processing steps of an exemplary experiment in accordance with the invention;

[00015] FIG. 2 is a table of growth parameters and characterization results of exemplary structure samples in accordance with the invention;

[00016] FIG. 3 is a schematic representation of structure and growth conditions for a semiconductor structure in accordance with the invention;

[00017] FIG. 4 is a cross-sectional XTEM image of the upper graded region and uniform Ge cap of the structure of the invention; and

[00018] FIGS. 5A and 5B are Nomarski optical micrographs comparing the EPD of exemplary semiconductor structure samples, respectively.

Detailed Description of the Invention

[00019] It has been previously shown that although composition-graded GeSi layers are a viable means to relax GeSi alloys on Si for concentrations <50%, there is a rise in threading dislocation density with continued grading. See, for example, U.S. patent application Ser. No. 08/806,741 filed by Fitzgerald et al., incorporated herein by reference. Thus, despite the fact that, for example, a final Ge layer has a lower defect density than Ge grown directly on Si, the residual defect density is still too high for many applications (^˜10⁷cm⁻²), and the density is certainly greater than relaxed Ge₃₀Si₇₀on Si using this method (^˜7×10⁵cm⁻²). The grading rate for such defect densities in Ge₃₀Si₇₀is 10% Ge per micron of thickness.

[00020] In order to reach the desired goal of lower threading dislocation density, the grading rate is decreased to 5% Ge per micron of thickness. From experience, a lower grading rate will lower the threading dislocation density. However, it was found that the threading dislocation density was nearly equivalent to the 10% Ge/micron grading rate, cracks developed due to the thermal mismatch strain, and many particles were found due to what is believed to be gas-phase nucleation of GeSi since germane cracks at much lower temperatures than silane.

[00021] The major problems that need to be controlled in the semiconductor structure are the cracking and the threading dislocation density. Cracking is due to the fact that at 5% Ge per micron, the final thickness is very great, and upon cooling from the growth temperature, the thermal mismatch between the deposited layers and Si results in a tensile strain. When the tensile strain is great enough, cracking is the relaxation mechanism, especially if dislocation flow ceases at some temperature during cooling. However, lowering the threading dislocation density requires a greater thickness, since the slower grading rate reduces the threading dislocation density. Thus, it would appear that the removal of cracks and the presence of a low number of threading dislocations are incompatible goals.

[00022] A solution is found in the development of these relaxed structures. The need for very gradual grading as one tries to produce relaxed Ge structures with high Ge concentration has its origins in work-hardening in the graded buffer layer; i.e., during continued relaxation, dislocations are blocked by some mechanism in the highly dislocated graded layer, creating the need for the nucleation of more dislocations, and thereby increasing the threading dislocation density. For 10% Ge per micron grading rates, dislocation strain fields themselves can not possibly explain the blocking phenomenon. It has been concluded that the effect of dislocation strain fields on surface morphology aided the blocking of the dislocation motion. In fact, growth on an off-cut wafer shows that such a blocking phenomenon can be decreased, and this experimental evidence supports the hypothesis that the surface roughness is the main issue.

[00023] The invention, therefore, applies a planarization step within the growth of the buffer layer to remove the roughness created by the dislocations introduced during relaxation; i.e., the process effectively removes the “history” of the surface by planarization, preventing the continued roughening and grooving of the surface that leads to dislocation blocking. A drastic effect is found: the rise in threading dislocation density as one continues to grade can be completely eliminated.

[00024] FIG. 1 is a flowchart of processing steps of an exemplary experiment in accordance with the invention. A summary of the exemplary experiment is as follows:

[00025] Initially (step 100), a Si substrate is graded at 10% Ge per micron to Ge₅₀Si₅₀to create a relaxed alloy for exploring the growth at the high-Ge end which was problematic. This grading rate was not lowered since there was only a need to explore the high-Ge end. These layers were grown at 750° C. using UHVCVD. Defect analysis shows that a threading dislocation density on the order of 6×10⁶cm⁻²is achieved, exactly what was expected. Also, a number of dislocation pile-ups are found, which indicate that dislocation blocking has begun, but is not totally out of control.

[00026] These Ge₅₀Si₅₀wafers had a 2 micron uniform cap on top of the graded layer so that planarization in the form of chemo-mechanical polishing (CMP) can be performed (step 102). It will be appreciated by those of skill in the art that other methods of planarization will also work, such as ion-beam etching or other planarization etching techniques. The CMP process used is the standard CMP in the Si industry, used for polishing Si wafers as well as planarizing back-end Si processes.

[00027] After planarization, the wafers are inserted back into the UHVCVD system and grading is continued (i.e. regrowth) (step 104). Deposition is started at the Ge₅₀Si₅₀composition, and graded at 10% Ge per micron to 75% Ge, all at a growth temperature of 750° C.

[00028] The growth temperature is then lowered to 550° C. Then grading to 92% Ge occurs, at 10% Ge per micron (step 106).

[00029] A uniform cap of pure Ge is deposited, with 1-1.5 micron in thickness (step 108). This particular experiment has doping in the Ge cap so that Ge photodetectors can be fabricated.

[00030] The following description presents exemplary experimental samples which, for purposes of illustration, have been labeled as samples A, B, C and D. The control sample in this experiment, sample A, was graded from Si to 100% Ge at a rate of 5% Ge μm⁻¹. It was grown at 750° C. and 25 mT and topped with a 3 μm Ge cap. A linear grade was approximated by increasing the Ge concentration in 2.5%, 5000 Å steps. Sample B was graded to 100% Ge at a rate of 10% Ge μm⁻¹, at a temperature of 800° C., and at a pressure of 50 mT. This structure corresponds to the sample structure from previous reports on the formation of dislocation pile-ups. Sample C was grown to only 50% Ge at a grading rate of 10% Ge μm⁻¹and topped with a 1.5 μm 50% Ge cap. The graded region of sample C was composed of 2% Ge, 2000 Å jumps.

[00031] Nine wafers were produced in this fashion to produce 50% Ge “virtual substrates” on Si for studying the threading dislocation density increase that occurs when grading to high Ge concentrations. Although not optimized for minimum threading dislocation densities, these “substrates” are known to typically possess threading dislocation densities of approximately 5×10⁶cm⁻². As the table of FIG. 2 shows, the nine wafers were fine virtual substrates for this study with dislocation densities on this order.

[00032] FIG. 3 is a schematic representation of structure and growth conditions for a semiconductor structure 300 (sample D) in accordance with the invention. The structure 300 includes a (001) Si substrate 302 offcut 6° to in-plane <110>. The structure 300 was grown to include a relaxed graded buffer layer or region 304 of only 50% Ge at a grading rate of 10% Ge μm⁻¹and topped with a 1.5 μm 50% Ge cap. The graded region was composed of 2% Ge, 2000 Å jumps. To this point, the structure corresponds to sample C described heretofore. The top 5000 Å of region 304 was then removed via CMP, and a 50-100% Ge graded buffer region 306 was grown on top at a rate of 10% Ge μm⁻¹, again in 2%, 2000 Å steps. It will be appreciated by those of skill in the art that the initiation of a second graded layer is accomplished by first growing a lattice-matched homoepitaxial uniform composition buffer layer 307 before grading is initiated. In this 50-76% Ge portion, the growth conditions were held constant at 750° C. and 25 mT. Thereafter, the growth was halted and the temperature and pressure were lowered to 550° C. and 3 mT. The growth of a graded buffer region 308 then continued until a Ge concentration of 92% was reached. The final jump in Ge concentration was made from 92% to 100% and a 1.5 μm uniform cap layer 310 was deposited.

[00033] FIG. 4 is a cross-sectional transmission electron microscope (XTEM) micrograph of the upper graded region and the uniform cap of structure 300 (sample D). All of the samples in the study were grown on (100) Si wafers offcut 6° to the in-plane <110> by UHVCVD.

[00034] The four samples were characterized via cross-sectional XTEM, plan view optical microscopy, etch-pit density (EPD), atomic force microscopy (AFM), and triple-axis X-ray diffraction. The relevant results are presented in the table of FIG. 2.

[00035] When comparing the threading dislocation densities of the four samples A, B, C and D, both expected and unexpected results are found. Since sample A was grown at a slow grading rate, one would expect it to have a low threading dislocation density if one does not consider the deleterious effects of surface roughening and pile-up formation. Of course, as shown in the previous work, these factors create a high density of threading dislocations, ^˜10⁷cm⁻². As expected, sample B, a similar sample graded at a faster rate of 10% Ge μm⁻¹to 100% Ge, has an even larger threading dislocation density. The sample C data also confirms the threading dislocation density increase with Ge concentration—at 50% Ge, the threading dislocation density is already in the 10⁶cm⁻²range.

[00036] However, the structure 300 (sample D), in effect a grade to 100% at 10% Ge μm⁻¹, has a similar or even slightly lower threading dislocation density than the sample C—a lower value than that of both sample A and sample B. The addition of the CMP step at 50% Ge has arrested the increase in threading dislocation density with Ge concentration. Hence, the planarization of the surface during this step must free the threads seen in pile-ups in sample C, and allow the dislocations to relieve the strain introduced in the subsequent growth, eliminating the driving force for the nucleation of additional threading dislocations.

[00037] Nomarski optical micrographs comparing the EPD of samples C and D are shown in FIGS. 5A and 5B, respectively. The EPD results indicate threading dislocation densities in sample C, the 10% Ge μm⁻¹grade to 50% Ge, and sample D, the 10% Ge μm⁻¹grade to 100% Ge grown on sample B after a CMP planarization step. The threading dislocation densities are 6.3±0.1×10⁶cm⁻²for sample C, and 2.1±0.2×10⁶cm⁻²for sample D.

[00038] It will be appreciated that the pile-ups seen in sample C have been eliminated by the CMP/regrowth step and no substantial pile-ups are seen in sample D. A remarkable observation is that the overall defect morphology is actually improved with further relaxation. It is postulated that when the initial portion of growth is optimized to further decrease its baseline threading dislocation density, the growth of relaxed graded GeSi buffers to 100% Ge with much lower final defect densities will be achieved.

[00039] By examining the AFM data from the four samples, the influence of surface roughness on threading dislocation density is recognized. Sample B, the 10% Ge μm⁻¹grade to 100% Ge, has the highest rms roughness, 47 nm. The high surface roughness is due to the fast grading rate, creating the highest threading dislocation density of the four samples—well over 10⁷cm⁻². When the grading rate is decreased to 5% Ge μm⁻¹for sample A, a corresponding decrease in surface roughness to 35.9 nm is observed. This roughness is on par with that of sample C and large enough to create pile-ups and increased threading dislocation density in both samples. With the inclusion of the CMP step in sample D, the resulting final surface roughness, 24.2 nm, is much lower than that of sample B despite the same grading rate, and lower than that of the more slowly graded sample A. This result is a parallel observation to the threading dislocation density data discussed previously, and it emphasizes the importance of the inclusion of a CMP step in thick graded buffer growth.

[00040] When a thick graded SiGe buffer like sample A is grown at high temperatures, cracks in the surface can result during cooling due to the thermal mismatch between Si and Ge. Between the sample A growth temperature of 750° C. and room temperature, the thermal expansion coefficient of Si, α_Si, varies from 4.27×10⁻⁶K⁻¹to 2.57×10⁻⁶K⁻¹and α_Gevaries from 8.55×10⁻⁶K⁻¹to 5.90×10⁻⁶K⁻¹. Because the coefficient of thermal expansion of Ge is greater than that of Si, severe tensile stresses can result in the upper Ge-rich portion of the buffer.

[00041] In sample A, the calculated strain due to thermal mismatch when cooling to room temperature is 2.6×10⁻³, resulting in a high density of surface cracks. When growing sample D, growth modifications specifically designed to alleviate this cracking problem are added. By grading at twice the rate, the total amount of deposited material and the strain energy from the thermal stress accordingly is decreased. More importantly, the fast grading rate at lower temperature and the final Ge concentration jump in sample D, from 92% to 100%, incorporate metastable compressive residual stress into the buffer at the growth temperature. Since the compressive lattice mismatch opposes the tensile thermal mismatch, sample D is left in a nearly stress-free state at room temperature.

[00042] The X-ray diffraction data indicates that the top layer is actually slightly compressive, preventing any surface cracking. Additionally, due to the large final jump in Ge concentration, the graded buffer of sample D has nearly 1 μm less Ge-rich material than sample B, decreasing its absolute value of strain energy from thermal mismatch stress. Hence, even though neither sample D nor sample B experienced surface cracking after growth, sample D will be the superior substrate for subsequent integration of III-V materials which are also thermally mismatched to Si. The lower growth temperature during the high Ge portion of sample D also decreased the amount of particulate contamination from gas phase nucleation events. These events occur much more frequently as the growth temperature and pressure increase, particularly near the melting point of the solid alloy.

[00043] By including a planarization step in the graded buffer growth process, and by making several growth modifications, a 100% Ge graded buffer has been grown at 10% Ge μm⁻¹that exhibits a final threading dislocation density an order of magnitude lower than that of sample A, the 5% Ge μm⁻¹grade with no planarization step. Additionally, the nucleation of threading dislocations in the 50-100% Ge portion of the growth has been suppressed through the release of immobile dislocations located in dislocation pile-ups. The surface morphology of the graded buffer has also been improved. Finally, surface cracking due to the thermal mismatch between Si and Ge and particles due to gas phase nucleation events have both been eliminated. These growth modifications not only allow for obtaining higher quality Ge on Si, but also suggest a strategy for the growth of Ge on Si with lower defect densities on the order of bulk Ge substrates.

[00044] In general, the previous knowledge of the low-Ge-concentration alloys is now combined with the newly observed properties of films grown to higher Ge concentrations as discussed above. Since threading dislocation densities for Ge₃₀Si₇₀graded at 10% per micron are in the low 10⁵cm⁻²range, a combination of optimal conditions for the low and high Ge concentration can lead to very low threading dislocation density, pure Ge-coated Si wafers with 10⁵cm⁻²threading dislocation density. GaAs can subsequently deposited on Ge, creating III-V material monolithically integrated to Si.

[00045] The invention thus provides a method of producing low threading dislocation density by using planarization steps within the graded buffer. The invention essentially involves growing one lattice-mismatched semiconductor on another, planarizing the semiconductor growth, and regrowing a semiconductor on the polished surface, and continuing to grow a lattice-mismatched structure that continues to relax. In addition, the growth temperatures are reduced at the high Ge end to balance the thermal expansion difference between Ge and Si by trapping a residual amount of opposite-sign lattice mismatch.

[00046] An optimum structure is configured as described above. An alternative exemplary embodiment of a semiconductor structure is configured as follows. Initially, the structure is graded to Ge₃₅Si₆₅at 5%/micron at 750° C. The surface is then planarized by, for example, CMP. Next, one would regrow and grade to Ge₇₅Si₂₅at 650° C. Thereafter, the surface is again planarized by CMP. Finally, the structure is regrown and graded to uniform Ge at 550° C.

[00047] Although the foregoing description reports these particular sequences, it is noted that small variations to this sequence may produce the same results, and the optimum number of planarization steps may vary. It is clear that at least one planarization step in the structure is needed, and very likely two planarization steps is needed for Ge on Si to ensure high quality material.

[00048] Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

Claims

1. A semiconductor structure comprising:

a semiconductor substrate;

at least one first crystalline epitaxial layer on said substrate, said first layer having a surface which is planarized; and

at least one second crystalline epitaxial layer on said at least one first layer, wherein said first and second crystalline epitaxial layers are lattice mismatched with respect to each other.

2. The structure of claim 1, wherein said at least one first crystalline epitaxial layer is lattice mismatched with respect to the substrate.

3. The structure of claim 2, wherein said at least one first layer comprises a composition graded relaxed epitaxial region.

4. The structure of claim 1, wherein said at least one second crystalline epitaxial layer is lattice mismatched with respect to the substrate.

5. The structure of claim 4, wherein said at least one second layer comprises a composition grade relaxed epitaxial region.

6. The structure of claim 1, wherein said first and second layers comprise composition graded relaxed epitaxial regions.

7. The structure of claim 6, wherein said at least one first layer comprises a first composition graded relaxed epitaxial region and a first uniform composition layer.

8. The structure of claim 7, wherein said at least one second layer comprises a second uniform composition layer and a second composition graded relaxed epitaxial region.

9. The structure of claim 8, wherein said first and second uniform composition layers are substantially lattice mismatched.

10. The structure of claim 8, wherein the surface of said at least one second layer comprises substantially fewer threading dislocations and dislocation pile-ups.

11. The structure of claim 8, wherein said substrate comprises silicon, and said first and second composition graded relaxed epitaxial regions and said first and second uniform composition layers comprise a Ge_xSi_1−xalloy.

12. The structure of claim 11, wherein the planarization occurs at a composition of approximately 50%.

13. The structure of claim 12, wherein the final Ge concentration is approximately between 70 and 100%.

14. The structure of claim 11, wherein compressive strain is incorporated in said graded region to offset the tensile strain that is incorporated during thermal processing.

15. The structure of claim 1, wherein said at least one second crystalline epitaxial layer comprises a surface which is planarized.

16. The structure of claim 15, wherein subsequent epitaxial layers are provided on said second layer, each of which comprises a surface which is planarized.

17. The structure of claim 15, wherein a first planarization occurs at approximately between 20 and 35% GeSi, and a second planarization occurs at approximately between 50 and 70% GeSi.

18. The structure of claim 1, wherein said first layer is planarized by chemical-mechanical polishing.

19. The structure of claim 1, wherein alloys of Ge_xSi_1−xfrom x=0 to about x≈35% are grown at 750° C., alloys from x=35 to about x≈75% are grown at between 650° C. and 750° C., and alloys greater than 75% are grown at 550° C.

20. A semiconductor structure comprising:

a silicon substrate;

a GeSi graded region grown on said silicon substrate; and

a uniform composition cap layer on said graded region, said uniform composition layer being nearly stress-free notwithstanding lattice mismatch with respect to said graded region.

21. The structure of claim 20, wherein said graded region comprises a surface which is planarized.

Patent Citations (182)

Patent	Date	Inventor	Cited By
US4010045(A)	1977-03-01	Ruehrwein	Applicant
US4710788(A)	1987-12-01	Dambkes et al.	Applicant
US4900372(A)	1990-12-01	Lee et al.	Applicant
US4987462(A)	1991-01-01	Kim et al.	Applicant
US4990979(A)	1991-02-01	Otto	Applicant
US4997776(A)	1991-03-01	Harame et al.	Applicant
US5013681(A)	1991-05-01	Godbey et al.	Applicant
US5091767(A)	1992-02-01	Bean et al.	Applicant
US5097630(A)	1992-03-01	Maeda et al.	Applicant
US5155571(A)	1992-10-01	Wang et al.	Applicant
US5159413(A)	1992-10-01	Calviello et al.	Applicant
US5166084(A)	1992-11-01	Pfiester	Applicant
US5177583(A)	1993-01-01	Endo et al.	Applicant
US5202284(A)	1993-04-01	Kamins et al.	Applicant
US5207864(A)	1993-05-01	Bhat et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5210052(A)	1993-05-01	Takasaki	Applicant
US5212110(A)	1993-05-01	Pfiester et al.	Applicant
US5221413(A)	1993-06-01	Brasen et al.	Applicant
US5241197(A)	1993-08-01	Murakami et al.	Applicant
US5250445(A)	1993-10-01	Bean et al.	Applicant
US5252173(A)	1993-10-01	Inoue	Applicant
US5279687(A)	1994-01-01	Tuppen et al.	Applicant
US5285086(A)	1994-02-01	Fitzgerald, Jr.	Applicant
US5291439(A)	1994-03-01	Kauffmann et al.	Applicant
US5298452(A)	1994-03-01	Meyerson	Applicant
US5308444(A)	1994-05-01	Fitzgerald, Jr. et al.	Applicant
US5310451(A)	1994-05-01	Tejwani et al.	Applicant
US5316958(A)	1994-05-01	Meyerson	Applicant
US5346848(A)	1994-09-01	Grupen-Shemansky et al.	Applicant
US5374564(A)	1994-12-01	Bruel	Applicant
US5413679(A)	1995-05-01	Godbey	Applicant
US5424243(A)	1995-06-01	Takasaki	Applicant
US5425846(A)	1995-06-01	Koze et al.	Applicant
US5426069(A)	1995-06-01	Selvakumar et al.	Applicant
US5426316(A)	1995-06-01	Mohammad	Applicant
US5461243(A)	1995-10-01	Ek et al.	Applicant
US5461250(A)	1995-10-01	Burghartz et al.	Applicant
US5462883(A)	1995-10-01	Dennard et al.	Applicant
US5476813(A)	1995-12-01	Naruse	Applicant
US5479033(A)	1995-12-01	Baca et al.	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5523243(A)	1996-06-01	Mohammad	Applicant
US5523592(A)	1996-06-01	Nakagawa et al.	Applicant
US5534713(A)	1996-07-01	Ismail et al.	Applicant
US5536361(A)	1996-07-01	Kondo et al.	Applicant
US5540785(A)	1996-07-01	Dennard et al.	Applicant
US5596527(A)	1997-01-01	Tomioka et al.	Applicant
US5617351(A)	1997-04-01	Bertin et al.	Applicant
US5630905(A)	1997-05-01	Lynch et al.	Applicant
US5633516(A)	1997-05-01	Mishima et al.	Applicant
US5659187(A)	1997-08-01	Legoues et al.	Applicant
US5683934(A)	1997-11-01	Candelaria	Applicant
US5698869(A)	1997-12-01	Yoshimi et al.	Applicant
US5714777(A)	1998-02-01	Ismail et al.	Applicant
US5728623(A)	1998-03-01	Mori	Applicant
US5739567(A)	1998-04-01	Wong	Applicant
US5759898(A)	1998-06-01	Ek et al.	Applicant
US5777347(A)	1998-07-01	Bartelink	Applicant
US5786612(A)	1998-07-01	Otani et al.	Applicant
US5786614(A)	1998-07-01	Chuang et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5801085(A)	1998-09-01	Kim et al.	Applicant
US5808344(A)	1998-09-01	Ismail et al.	Applicant
US5810924(A)	1998-09-01	Legoues et al.	Applicant
US5828114(A)	1998-10-01	Kim et al.	Applicant
US5847419(A)	1998-12-01	Imai et al.	Applicant
US5859864(A)	1999-01-01	Jewell	Applicant
US5877070(A)	1999-03-01	Goesele et al.	Applicant
US5891769(A)	1999-04-01	Liaw et al.	Applicant
US5906708(A)	1999-05-01	Robinson et al.	Applicant
US5906951(A)	1999-05-01	Chu et al.	Applicant
US5912479(A)	1999-06-01	Mori et al.	Applicant
US5943560(A)	1999-08-01	Chang et al.	Applicant
US5963817(A)	1999-10-01	Chu et al.	Applicant
US5966622(A)	1999-10-01	Levine et al.	Applicant
US5998807(A)	1999-12-01	Lustig et al.	Applicant
US6010937(A)	2000-01-01	Karam et al.	Applicant
US6013134(A)	2000-01-01	Chu et al.	Applicant
US6030884(A)	2000-02-01	Mori	Applicant
US6033974(A)	2000-03-01	Henley et al.	Applicant
US6033995(A)	2000-03-01	Muller	Applicant
US6039803(A)	2000-03-01	Fitzgerald et al.	Applicant
US6058044(A)	2000-05-01	Sugiura et al.	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6074919(A)	2000-06-01	Gardner et al.	Applicant
US6096590(A)	2000-08-01	Chan et al.	Applicant
US6103559(A)	2000-08-01	Gardner et al.	Applicant
US6107653(A)	2000-08-01	Fitzgerald	Applicant
US6111267(A)	2000-08-01	Fischer et al.	Applicant
US6117750(A)	2000-09-01	Bensahel et al.	Applicant
US6124614(A)	2000-09-01	Ryum et al.	Applicant
US6130453(A)	2000-10-01	Mei et al.	Applicant
US6133799(A)	2000-10-01	Favors, Jr. et al.	Applicant
US6140687(A)	2000-10-01	Shimomura et al.	Applicant
US6143636(A)	2000-11-01	Forbes et al.	Applicant
US6153495(A)	2000-11-01	Kub et al.	Applicant
US6154475(A)	2000-11-01	Soref et al.	Applicant
US6160303(A)	2000-12-01	Fattaruso	Applicant
US6162688(A)	2000-12-01	Gardner et al.	Applicant
US6184111(B1)	2001-02-01	Henley et al.	Applicant
US6191006(B1)	2001-02-01	Mori	Applicant
US6191007(B1)	2001-02-01	Matsui et al.	Applicant
US6191432(B1)	2001-02-01	Sugiyama et al.	Applicant
US6194722(B1)	2001-02-01	Fiorini et al.	Applicant
US6204529(B1)	2001-03-01	Lung et al.	Applicant
US6207977(B1)	2001-03-01	Augusto	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6218677(B1)	2001-04-01	Broekaert	Applicant
US6232138(B1)	2001-05-01	Fitzgerald et al.	Applicant
US6235567(B1)	2001-05-01	Huang	Applicant
US6242324(B1)	2001-06-01	Kub et al.	Applicant
US6249022(B1)	2001-06-01	Lin et al.	Applicant
US6251755(B1)	2001-06-01	Furukawa et al.	Applicant
US6261929(B1)	2001-07-01	Gehrke et al.	Applicant
US6271551(B1)	2001-08-01	Schmitz et al.	Applicant
US6271726(B1)	2001-08-01	Fransis et al.	Applicant
US6291321(B1)	2001-09-01	Fitzgerald	Applicant
US6313016(B1)	2001-11-01	Kibbel et al.	Applicant
US6316301(B1)	2001-11-01	Kant	Applicant
US6323108(B1)	2001-11-01	Kub et al.	Applicant
US6329063(B2)	2001-12-01	Lo et al.	Applicant
US6335546(B1)	2002-01-01	Tsuda et al.	Applicant
US6350993(B1)	2002-02-01	Chu et al.	Applicant
US6368733(B1)	2002-04-01	Nishinaga	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US6399970(B2)	2002-06-01	Kubo et al.	Applicant
US6403975(B1)	2002-06-01	Brunner et al.	Applicant
US6406589(B1)	2002-06-01	Yanagisawa	Applicant
US6407406(B1)	2002-06-01	Tezuka	Applicant
US6425951(B1)	2002-07-01	Chu et al.	Applicant
US6429061(B1)	2002-08-01	Rim	Applicant
US6521041(B2)	2003-02-01	Wu et al.	Applicant
US6555839(B2)	2003-04-01	Fitzgerald	Applicant
US6573126(B2)	2003-06-01	Cheng et al.	Applicant
US6583015(B2)	2003-06-01	Fitzgerald et al.	Applicant
US6593191(B2)	2003-07-01	Fitzgerald	Applicant
US6602613(B1)	2003-08-01	Fitzgerald	Applicant
US20020096717(A1)	2002-07-01	Chu et al.	Applicant
US20020100942(A1)	2002-08-01	Fitzgerald et al.	Applicant
US20020123167(A1)	2002-09-01	Fitzgerald	Applicant
US20020123183(A1)	2002-09-01	Fitzgerald	Applicant
US20020123197(A1)	2002-09-01	Fitzgerald et al.	Applicant
US20020125471(A1)	2002-09-01	Fitzgerald et al.	Applicant
US20020125497(A1)	2002-09-01	Fitzgerald	Applicant
US20020168864(A1)	2002-11-01	Cheng et al.	Applicant
US20030013323(A1)	2003-01-01	Hammond et al.	Applicant
US20030025131(A1)	2003-02-01	Lee et al.	Applicant
US20030034529(A1)	2003-02-01	Fitzgerald et al.	Applicant
US20030057439(A1)	2003-03-01	Fitzgerald	Applicant
US20030077867(A1)	2003-04-01	Fitzgerald	Applicant
US20030102498(A1)	2003-06-01	Braithwaite et al.	Applicant
DE4101167	1992-07-01		Applicant
EP587520	1994-03-01		Applicant
EP683522	1995-11-01		Applicant
EP828296	1998-03-01		Applicant
EP829908	1998-03-01		Applicant
EP838858	1998-04-01		Applicant
EP1020900	2000-07-01		Applicant
EP1174928	2002-01-01		Applicant
GB2342777	2000-04-01		Applicant
JP63-73398	1988-04-01		Applicant
JP2-210816	1990-08-01		Applicant
JP3-36717	1991-02-01		Applicant
JP4-307974	1992-10-01		Applicant
JP6-252046	1992-11-01		Applicant
JP5-166724	1993-07-01		Applicant
JP6-177046	1994-06-01		Applicant
JP6-244112	1994-09-01		Applicant
JP7-094420	1995-04-01		Applicant
JP7-106446	1995-04-01		Applicant
JP7-240372	1995-09-01		Applicant
JP61-141116	1996-06-01		Applicant
JP10-270685	1998-10-01		Applicant
JP11-233744	1999-08-01		Applicant
JP2000-021783	2000-01-01		Applicant
JP2000-031491	2000-01-01		Applicant
JP2001-319935	2001-11-01		Applicant
WO9859365	1998-12-01		Applicant
WO9953539	1999-10-01		Applicant
WO48239	2000-08-01		Applicant
WO54338	2000-09-01		Applicant

Non-Patent Literature (104)

Armstrong et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764.Applicant
Armstrong, “Technology for SiGe Heterostructure-Based CMOS Devices”, Ph.D Thesis, Massachusetts Institute of Technology (1999) pp. 1-154.Applicant
Augusto et al., “Proposal for a New Process Flow for the Fabrication of Silicon-Based Complementary MOD-MOSFETs without Ion Implantation,” Thin Solid Films, vol. 294, No. 1-2, pp. 254-258 (Feb. 15, 1997).Applicant
Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.Applicant
Bouillon et al., “Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,” IEEE (1996) pp. 21.2.1-21.2.4.Applicant
Bruel et al., “®Smart Cut: A Promising New SOI Material Technology,” Proceedings 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.Applicant
Bruel, “Silicon on Insulator Material Technology,” Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.Applicant
Bufler et al., “Hole transport in strained Sil-x Gex alloys on Sil-yGey substrates,” Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.Applicant
Burghartz et al., “Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology”, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1 (Jan. 1996) pp. 100-104.Applicant
Carlin et al., “High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,” IEEE (2000) pp. 1006-1011.Applicant
Chang et al., “Selective Etching of SiGe/Si Heterostructures,” Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.Applicant
Cullis et al, “Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,” Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.Applicant
Currie et al., “Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,” vol. 72 No. 14 (Apr. 6, 1998) pp. 1718-1720.Applicant
Eaglesham et al., “Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),” Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1999) pp. 1943-1946.Applicant
Feijoo et al., “Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,” Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.Applicant
Fischetti et al., “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.Applicant
Fitzgerald et al., “Dislocation dynamics in relaxed graded composition semiconductors,” Materials Science and Engineering B67 (1999) pp. 53-61.Applicant
Fitzgerald et al., “Related GexSil-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,” AT&T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.Applicant
Fitzgerald et al., “Totally Relaxed GexSil-x Layers with Low Threading Dislocation Densities Grown on Si Substrates,” Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.Applicant
Garone et al., “Silicon vapor phase epitaxial growth catalysis by the presence of germane,” Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.Applicant
Gray and Meyer, “Analysis and Design of Analog Integrated Circuits” , John Wiley & Sons (1984) pp. 605-632.Applicant
Grützmacher et al., “Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,” Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.Applicant
Hackbarth et al., “Alternatives to thick MBE-grown relaxed SiGe buffers,” Thin Solid Films, vol. 369, No. 1-2 (Jul. 2000) pp. 148-151.Applicant
Hackbarth et al., “Strain relieved SiGe buffers for Si-based heterostructure field-effect transistors,” Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.Applicant
Herzog et al., “SiGe-based FETs: buffer issues and device results,” Thin Solid Films, vol. 380 (2000) pp. 36-41.Applicant
Höck et al., “Carrier mobilities in modulation doped Sil-xGex heterostructures with respect to FET applications,” Thin Solid Films, vol. 336 (1998) pp. 141-144.Applicant
Höck et al., “High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,” Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.Applicant
Höck et al., “High performance 0.25 μm p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.Applicant
Huang et al., “High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,” Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.Applicant
Huang et al., “The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul., 1998, pp. 1023-1036.Applicant
IBM Technical Disclosure Bulletin, vol. 35, No. 4B, “2 Bit Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out” Sep. 1992) pp. 136-140.Applicant
IBM Technical Disclosure Bulletin, vol. 32, No. 8A, “Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates,” pp. 330-331.Applicant
Ishikawa et al., “Creation of Si-Ge-based SIMOX structures by low energy oxygen implantation,” Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.Applicant
Ishikawa et al., “SiGe-on-insulator substrate using SiGe alloy grown Si(001),” Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.Applicant
Ismail et al., “Modulation-doped n-type Si/SiGe with inverted interface,” Appl. Phys. Lett., vol. 65, No. 10 (Sep. 5, 1994) pp. 1248-1250.Applicant
Ismail, “Si/SiGe High-Speed Field-Effect Transistors,” Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.Applicant
Kearney et al., “The effect of alloy scattering on the mobility of holes in a Sil-xGex quantum well,” Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.Applicant
Kim et al., “A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier,” IEEE Microwave and Guided Wave Letters, vol. 8, No. 8 (Aug. 1998) pp. 293-295.Applicant
Koester et al., “Extremely High Transconductance Ge/Si0.4Ge0.6 p-MODFET's Grown by UHV-CVD,” IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.Applicant
König et al., “Design Rules for n-Type SiGe Hetero FETs,” Solid State Electronics, vol. 41, No. 10 (1997) pp. 1541-1547.Applicant
König et al., “P-Type Ge-Channel MODFET's with High Transconductance Grown on Si Substrates,” IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.Applicant
König et al., “SiGe HBTs and HFETs,” Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.Applicant
Kuznetsov et al., “Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,” J. Vac. Sci. Technol., B 13(6) (Nov./Dec. 1995) pp. 2892-2896.Applicant
Larson, “Integrated Circuit Tecnology Options for RFIC's□Present Status and Future Directions”, IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.Applicant
Lee and Wong, “CMSO RF Integrated Circuits at 5 GHz and Beyond”, Proceedings of the IEEE, vol. 88, No. 10 (Oct. 2000) pp. 1560-1571.Applicant
Lu et al., “High Performance 0.1 μm Gate-Length P-Type SiGe MODFETs and MOS-MODFET's”, IEEE Transactions on Electron Devices, vol. 47, No. 8 (Aug. 2000) pp. 1645-1652.Applicant
Maiti et al., “Strained-Si heterostructure field effect transistors,” Semicond. Sci. Technol., vol. 13 (1998) pp. 1225-1246.Applicant
Maszara, “Silicon-On-Insulator by Wafer Bonding: A Review,” Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347.Applicant
Meyerson et al., “Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,” Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.Applicant
Mizuno et al., “Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE Electron Device Letters, vol. 21, No. 5, (May 2000) pp. 230-232.Applicant
Mizuno et al., “High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,” IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936.Applicant
Nayak et al., “High-Mobility Strained-Si PMOSFET's”; IEEE Transactions on Electron Devices, vol. 43, No. 10 (Oct. 1996) pp. 1709-1716.Applicant
O'Neill et al., “SiGe Virtual substrate N-channel heterojunction MOSFETS,” Semicond. Sci. Technol., vol. 14 (1999) pp. 784-789.Applicant
Ota, Y. et al..; “Application of heterojunction FET to power amplifier for cellular telephone,” Electronic Letters, IEE Stevanange, GB, vol. 30 No. 11 (May 26, 1994) pp. 906-907.Applicant
Papananos, “Radio-Frequency Microelectronic Circuits for Telecommunication Applications”, Kluwer Academic Publishers, 1999, pp. 115-117, 188-193.Applicant
Parker et al., “SiGe heterostructure CMOS circuits and applications,” Solid State Electronics, vol. 43 (1999) pp. 1497-1506.Applicant
Ransom et al., “Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,” IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) pp. 2695.Applicant
Reinking et al., “Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates,” Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.Applicant
Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs”; IEDM, (1995) pp. 517-520.Applicant
Rim et al., “Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's”; IEEE Transactions on Electron Devices, vol. 47, No. 7 (Jul. 2000) pp. 1406-1415.Applicant
Rim, “Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors”, Ph.D. Thesis, Stanford University (1999) pp. 1-184.Applicant
Robbins et al., “A model for heterogeneous growth of Sil-xGex films for hydrides,” Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.Applicant
Sadek et al., “Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductor Transistors,” IEEE Trans. Electron Devices (Aug. 1996) pp. 1224-1232.Applicant
Sakaguchi et al., “ELTRAN® by splitting porous si layers,” Proc. 195th Int. SOI Symposium, vol. 99-3, Electrochemical Society (1999) pp. 117-121.Applicant
Schäffler, “High-Mobility Si and Ge Structures,” Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.Applicant
Sugimoto et al., “A 2V, 500 MHz and 3V, 920 MHz Low-Power Current-Mode 0.6 □m CMOS VCO Circuit,” IEICE Trans. Electron., vol. E82-C, No. 7 (Jul. 1999) pp. 1327-1329.Applicant
Tement et al., “Metal Gate Strained Silicon MOSFET's for Microwave Integrated Circuits”, (IEEE Oct. 2000) pp. 38-43.Applicant
Tsang et al., “Measurements of alloy composition and strain in thin Gex Sil-x layers,” J. Appl. Phys., vol. 75 No. 12 (Jun. 15, 1994) pp. 8098-8108.Applicant
Tweet et al., “Factors determining the composition of strained GeSi layers grown with disilane and germane,” Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.Applicant
Usami et al., “Spectroscopic study of Si-based quantum wells with neighboring confinement structure,” Semicon. Sci. Technol. (1997) (astract).Applicant
Welser et al., “Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,” IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.Applicant
Welser et al., “Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,” IEEE IDEM Technical Digest (1993) pp. 545-548.Applicant
Welser et al., “NMOS and PMOS Tranistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,” IEEE IDEM Technical Digest (1992) pp. 1000-1002.Applicant
Welser, “The Application of Strained Silicon/Relaxed Silicon Germanium Heterostructures to Metal-Oxide-Semiconductor Field-Effect Transistors,” Ph.D. Thesis, Stanford University (1994) pp. 1-205.Applicant
Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1 Process Technology, Lattice Press, Sunset Beach, CA (1986) pp. 384-386.Applicant
Xie et al., “Semiconductor Surface Roughness: Dependence on Sign and Magnitude of Bulk Strain,” The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.Applicant
Xie et al., “Very high mobility two-dimensional hole gas in Si/GexSil-x/Ge structures grown by molecular beam epitaxy,” Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.Applicant
Xie, “SiGe Field effect transistors,” Materials Science and Engineering, vol. 25 (1999) pp. 89-121.Applicant
Yeo et al., “Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,” IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.Applicant
Zhang et al., “Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,” Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.Applicant
Bulsara et al., “Relaxed InxGal-xAs Graded Buffers Grown with Organometallic Vapor Phase Epitaxy on GaAs,” Applied Physics Letters, vol. 72, Issue 13 (Jul. 30, 1998), pp. 1608-1610.Applicant
Bulsara, “Materials Issues with the Integration of Lattice-Mismatched InxGal-xAs on GaAs,” PhD Thesis, MIT, Jun. 1998, pp. 1-178.Applicant
Charasse et al., “MBE Growth of GaAs on Si at Thomson,” Institute of Electronic Structure and Laser.Applicant
Dilliway et al., “Characterization of Morphology and Defects in Silicon Germanium Virtual Substrates,” Journal of Materials Science. vol. 11, Issue 7 (2000), pp. 549-556.Applicant
Erdtmann et al., “Gainas/Inp Quantum Well Infrared Photodetectors on Si Substrate for Low-Cost Focal Plan Arrays,” PhD Thesis, Northwestern University, 2000, pp. 1-225.Applicant
Fitzgerald et al., “GeSi/Si Nanostructures,” Department of Material Science, MIT (1995), pp. 1-15.Applicant
Giovane et al., “Strain-Balanced Silicon-Germanium Materials for Near IR Photodetection in Silicon-Based Optical Interconnects,” PhD Thesis, MIT, 1998, pp. 1-134.Applicant
Grillot et al., Acceptor diffusion and segregation in (AlxGal-x)0.51nO.5P heterostructures, vol. 91, No. 8 (Apr. 15, 2002), pp. 4891-4899.Applicant
Hsu et al., “Surface morphology of related GexSil-x films,” Applied Physics Letters, 61 (11) (Sep. 14, 1992), pp. 1293-1295.Applicant
Kissinger et al., “Stepwise Equilibrated Graded GexSil-x Buffer with Very Low Threading Dislocation Density on Si(001),” Applied Physics Letters, vol. 66, Issue 16 (Apr. 17, 1995), pp. 2083-2085.Applicant
Knall et al., “The Use of Graded InGaAs Layers and Patterned Substrates to Remove Threading Dislocations From GaAs on Si,” Journal of Applied Physics, vol. 76, Issue 5 (Sep. 1, 1994), pp. 2697-2702.Applicant
Langdo, “High Quality Ge on Si by Epitaxial Necking,” Applied Physics Letters, vol. 76, Issue 25 (Jun. 19, 2000), pp. 3700-3702.Applicant
LeGoues et al., “Relaxation of SiGe Thin Films Grown on Si/SiO2 Substrates,” Journal of Applied Physics, vol. 75, Issue 11 (Jun. 1, 1994), pp. 2730-2738.Applicant
Liu et al., “Growth Study of Surfactant-Mediated Relaxed SiGe Graded Layers for 1.55-μM Photodetector Applications,” Thin Solid Films, vol. 380, Issue 1-2(2000), pp. 54-56.Applicant
Luan et al., “High Quality Ge Epilayers on Si with Low Threading-Dislocations Densities,” Applied Physics Letters, vol. 75, Issue 19 (Nov. 8, 1999), pp. 2909-2911.Applicant
Luo et al., “High-Quality Strain-Relaxed SiGe Films Grown with Low Temperature Si Buffer,” Journal of Applied Physics, vol. 89, Issue 12 (Jun. 15, 1991), pp. 8279-8283.Applicant
Monroe et al., “Comparison of Mobility-Limiting Mechanisms in High-Mobility Sil-xGex Heterostructures,” Journal of Vacuum Science and Technology B, vol. B11, Issue 4 (Jul/Aug 1993), pp. 1731-1737.Applicant
Ohori et al., “Effect of Threading Dislocations on Mobility in Selectively Doped Heterostructures Grown on Si Substrates,” Journal of Applied Physics, vol. 75, Issue 7 (Apr. 1, 1994), pp. 3681-3683.Applicant
Powell et al., “New Approach to the Growth of Low Dislocation Relaxed SiGe Material,” Applied Physics Letters, vol. 64, Issue 14 (Apr. 4, 1994), pp. 1856-1858.Applicant
Samavedam et al., “Novel Dislocation Structure and Surface Morphology Effects in Relaxed Ge/Si-Ge (graded)/Si Structures,” Journal of Applied Physics, vol. 87, Issue 7 (Apr. 1, 1997), pp. 3108-3116.Applicant
Ting et al., “Monlithic Integration of III-V Materials and Devices on Silicon,” SPIE Conference 1999-Silicon Based Optoelectronics, vol. 3630 (Jan. 1999), pp. 19-28.Applicant
Valtuena et al., “Influence of the Surface Morphology on the Relaxation of Low-Strained InxGal-x As Linear Buffer Structures,” Journal of Crystal Growth, vol. 182 (1997), pp. 281-291.Applicant
Watson et al., “Relaxed, Low Threading Defect Density Si0.7GeO3 Epitaxial Layers Grown on Si by Rapid Thermal Chemical Vapor Deposition,” Journal of Applied Physics, vol. 75, Issue 1 (Jan. 1, 1994), pp. 263-269.Applicant
Xie et al., “Fabrication of High Mobility Two-Dimensional Electron and Hole Gases in GeSi/Si,” Journal of Applied Physics, vol. 73, Issue 12 (Jun. 15, 1993), pp. 8364-8370.Applicant

Abstract