US 6,574,130 B2Grant

Hybrid circuit having nanotube electromechanical memory

Issue Date:2003-06-03

•6 Claims

•16 Drawing Sheets

Abstract

A hybrid memory system having electromechanical memory cells is disclosed. A memory cell core circuit has an array of electromechanical memory cells, in which each cell is a crossbar junction at least one element of which is a nanotube or a nanotube ribbon. An access circuit provides array addresses to the memory cell core circuit to select at least one corresponding cell. The access circuit is constructed of semiconductor circuit elements.

Metadata

Assignee

Nantero, Inc.

Inventors

Brent M. Segal
Darren K. Brock
Thomas Rueckes

Application Information

Application Number:US 09/915,095

Filing Date:2001-07-25

Priority Date:2001-07-25

Art Unit:7

Classifications

IPC:

G11C 1100

Field of Search:

365151365129

Patent Drawings (16 sheets)

Description

[0002] This application is related to the following applications, all of which are filed on the same date that this application is filed, all of which are assigned to the assignee of this application, and all of which are incorporated by reference in their entirety:

[0003] Electromechanical Memory Having Cell Selection Circuitry Constructed with Nanotube Technology (U.S. patent application Ser. No. 09/915/093); and

[0004] Electromechanical Memory Array Using Nanotube Ribbons and Method for Making Same (U.S. patent application Ser. No. 09/915,173).

Background

[0005] 1. Technical Field

[0006] This invention relates in general to nonvolatile memory devices for use as memory storage in an electronic device and in particular to nonvolatile memory arrays that use electromechanical elements as the individual memory cells.

[0007] 2. Discussion of Related Art

[0008] Important characteristics for a memory cell in electronic device are low cost, nonvolatility, high density, low power, and high speed. Conventional memory solutions include Read Only Memory (ROM), Programmable Read only Memory (PROM), Electrically Programmable Memory (EPROM), Electrically Erasable Programmable Read Only Memory (EEPROM), Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM).

[0009] ROM is relatively low cost but cannot be rewritten. PROM can be electrically programmed but with only a single write cycle. EPROM has read cycles that are fast relative to ROM and PROM read cycles, but has relatively long erase times and reliability only over a few iterative read/write cycles. EEPROM (or “Flash”) is inexpensive, and has low power consumption but has long write cycles (ms) and low relative speed in comparison to DRAM or SRAM. Flash also has a finite number of read/write cycles leading to low long-term reliability. ROM, PROM, EPROM and EEPROM are all non-volatile, meaning that if power to the memory is interrupted the memory will retain the information stored in the memory cells.

[0010] DRAM stores charge on transistor gates that act as capacitors but must be electrically refreshed every few milliseconds complicating system design by requiring separate circuitry to “refresh” the memory contents before the capacitors discharge. SRAM does not need to be refreshed and is fast relative to DRAM, but has lower density and is more expensive relative to DRAM. Both SRAM and DRAM are volatile, meaning that if power to the memory is interrupted the memory will lose the information stored in the memory cells.

[0011] Consequently, existing technologies are either non-volatile but are not randomly accessible and have low density, high cost, and limited ability to allow multiples writes with high reliability of the circuit's function, or they are volatile and complicate system design or have low density. Some emerging technologies have attempted to address these shortcomings.

[0012] For example, magnetic RAM (MRAM) or ferromagnetic RAM (FRAM) utilizes the orientation of magnetization or a ferromagnetic region to generate a nonvolatile memory cell. MRAM utilizes a magnetoresisitive memory element involving the anisotropic magnetoresistance or giant magnetoresistance of ferromagnetic materials yielding nonvolatility. Both of these types of memory cells have relatively high resistance and low-density. A different memory cell based upon magnetic tunnel junctions has also been examined but has not led to large-scale commercialized MRAM devices. FRAM uses a circuit architecture similar to DRAM but which uses a thin film ferroelectric capacitor. This capacitor is purported to retain its electrical polarization after an externally applied electric field is removed yielding a nonvolatile memory. FRAM suffers from a large memory cell size, and it is difficult to manufacture as a large-scale integrated component. See U.S. Pat. Nos. 4,853,893; 4,888,630; 5,198,994

[0013] Another technology having non-volatile memory is phase change memory. This technology stores information via a structural phase change in thin-film alloys incorporating elements such as selenium or tellurium. These alloys are purported to remain stable in both crystalline and amorphous states allowing the formation of a bistable switch. While the nonvolatility condition is met, this technology appears to suffer from slow operations, difficulty of manufacture and reliability and has not reached a state of commercialization. See U.S. Pat. Nos. 3,448,302; 4,845,533; 4,876,667; 6,044,008.

[0014] Wire crossbar memory (MWCM) has also been proposed. See U.S. Pat. Nos. 6,128,214; 6,159,620; 6,198,655. These memory proposals envision molecules as bistable switches. Two wires (either a metal or semiconducting type) have a layer of molecules or molecule compounds sandwiched in between. Chemical assembly and electrochemical oxidation or reduction are used to generate an “on” or “off” state. This form of memory requires highly specialized wire junctions and may not retain nonvolatility owing to the inherent instability found in redox processes.

[0015] Recently, memory devices have been proposed which use nanoscopic wires, such as single-walled carbon nanotubes, to form crossbar junctions to serve as memory cells. See WO 01/03208, Nanoscopic Wire-Based Devices, Arrays, and Methods of Their Manufacture; and Thomas Rueckes et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing,” Science, vol. 289, pp. 94-97, Jul. 7, 2000. Hereinafter these devices are called nanotube wire crossbar memories (NTWCMs). Under these proposals, individual single-walled nanotube wires suspended over other wires define memory cells. Electrical signals are written to one or both wires to cause them to physically attract or repel relative to one another. Each physical state (i.e., attracted or repelled wires) corresponds to an electrical state. Repelled wires are an open circuit junction. Attracted wires are a closed state forming a rectified junction. When electrical power is removed from the junction, the wires retain their physical (and thus electrical) state thereby forming a non-volatile memory cell.

[0016] The NTWCM proposals to date rely on directed growth or chemical self-assembly techniques to grow the individual nanotubes needed for the memory cells. These techniques are now believed to be difficult to employ at commercial scales using modern technology. Moreover, they may contain inherent limitations such as the length of the nanotubes that may be grown reliably using these techniques, and it may difficult to control the statistical variance of geometries of nanotube wires so grown.

Summary

[0017] The invention provides a hybrid memory system having electromechanical memory cells. A memory cell core circuit has an array of electromechanical memory cells, in which each cell is a crossbar junction at least one element of which is a nanotube or a nanotube ribbon. An access circuit provides array addresses to the memory cell core circuit to select at least one corresponding cell. The access circuit is constructed of semiconductor circuit elements.

Brief Description of the Drawings

[0018] In the Drawing,

[0019] FIG. 1 illustrates a nanotube belt crossbar memory device according to certain embodiments of the invention;

[0020] FIGS. 2A-B illustrate two states of a memory cell according to certain embodiments of the invention;

[0021] FIG. 3 illustrates acts of making memory devices according to certain embodiments of the invention;

[0022] FIGS. 4-11 illustrate several forms of creating an intermediate structure used to make memory devices according to certain embodiments of the invention;

[0023] FIG. 12 illustrates the non-woven nanotube fabric, or matted nanotube layer, used to make certain embodiments of the invention;

[0024] FIG. 13 illustrates the matted nanotube layer in relation to hidden, underlying traces of certain embodiments of the invention;

[0025] FIG. 14 illustrates addressing logic of certain embodiments of the invention;

[0026] FIG. 15 illustrates a hybrid technology embodiment of the invention in which the memory core uses nanotube technology; and

[0027] FIG. 16 illustrates a hybrid technology embodiment of the invention in which the memory core and addressing lines use nanotube ribbon technology.

Detailed Description

[0028] Preferred embodiments of the invention provide new electromechanical memory arrays and methods for making same. In particular, electromechanical memory cells are created that operate anaologously to the NTWCM devices disclosed in WO 01/03208, which is hereby incorporated by reference in its entirety. However, unlike the NTWCM devices disclosed in WO 01/03208, preferred embodiments of the invention replace the suspended nanoscopic wires used in the NTWCM devices with new ribbons made from a matted layer of nanotubes or a non-woven fabric of nanotubes. These new devices are referred to herein as nanotube ribbon crossbar memories (NTRCMs). The new nanotube belt structures are believed to be easier to build at the desired levels of integration and scale (in number of devices made) and the geometries are more easily controlled.

[0029] Because the new nanotube belt crossbar memory devices operate analogously to NTWCM, the description of their architecture and principles of operation is brief. Reference may be made to WO 01/03208 for fuller description and background.

[0030] FIG. 1 illustrates an exemplary electromechanical memory array 100 constructed according to principles of preferred embodiments of the invention. The array has a plurality of non volatile memory cells 103 which can be in an “on” state 105 or “off” state 106. The actual number of such cells is immaterial to understanding the invention but the technology may support devices having information storage capacities equivalent to or larger than modern non-volatile circuit devices.

[0031] Each memory cell 103 includes a nanotube ribbon 101 suspended by one or more supports 102 over electrical traces or wires, e.g., 104.

[0032] Each crossing of a ribbon 101 and a wire, e.g., 104 forms a crossbar junction and defines a memory cell. Under certain embodiments, each cell may be read or written by applying currents and or voltages to electrodes 112 which are in electrical communication with ribbons 101 or through electrodes (not shown) in communication with traces or wires 104. The supports 102 are made from a layer 108 of silicon nitride (Si₃N₄). Below layer 108 is a gate oxide layer 109 separating the n-doped silicon traces 104 from an underlying silicon wafer 110.

[0033] Referring conjointly to FIGS. 1-2B, junction 106 illustrates the cell in a first physical and electrical state in which the nanotube ribbon 101 is separated from corresponding trace 104. Junction 105 illustrates the cell in a second physical and electrical state in which the nanotube ribbon 101 is deflected toward corresponding trace 104. In the first state, the junction is an open circuit, which may be sensed as such on either the ribbon 101 or trace 104 when so addressed. In the second state, the junction is a rectified junction (e.g., Schottky or PN), which may be sensed as such on either the tube 101 or trace 104 when so addressed.

[0034] Under certain embodiments, the nanotube ribbon 101 may be held in position at the supports by friction. In other embodiments the ribbon may be held by other means, such as by anchoring the ribbons to the supports using any of a variety of techniques. This friction can be increased through the use of chemical interactions including covalent bonding through the use of carbon compounds such as pyrenes or other chemically reactive species. Evaporated or spin-coated material such as metals, semiconductors or insulators especially silicon, titanium, silicon oxide or polyimide could also be added to increase the pinning strength. The nanotube ribbons or individual nanotubes can also be pinned through the use wafer bonding to the surface. See R. J. Chen et al., “Noncovalent Sidewall Functionalization of Single-Walled Carbon Nanotubes for Protein Immobiliation,” J.Am. Chem. Soc., 123, 2001, 3838-39 and Dai et al., Appl. Phys. Lett., 77, 2000, 3015-17 for exemplary techniques for pinning and coating nanotubes by metals. See also WO01/03208 for techniques.

[0035] Under certain preferred embodiments as shown in FIGS. 2A-B, a nanotube ribbon 101 has a width of about 180 nm and is pinned to a support 102 preferably fabricated of silicon nitride. The local area of trace 104 under ribbon 101 forms an n-doped silicon electrode and is positioned close to the supports 102 and preferably is no wider than the belt, e.g., 180 nm. The relative separation 208 from the top of the support 102 to the deflected position where the belt 101 attaches to electrode 206 (see FIG. 2B) should be approximately 5-50 nm. The magnitude of the separation 208 is designed to be compatible with electromechanical switching capabilities of the memory device. For this embodiment, the 5-50 nm separation is preferred for certain embodiments utilizing ribbons 101 made from carbon nanotubes, but other separations may be preferable for other materials. This magnitude arises from the interplay between strain energy and adhesion energy of the deflected nanotubes. These feature sizes are suggested in view of modern manufacturing techniques. Other embodiments may be made with much smaller (or larger) sizes to reflect the manufacturing equipment's capabilities.

[0036] The nanotube ribbon 101 of certain embodiments is formed from a non-woven fabric of entangled or matted nanotubes (more below). The switching parameters of the ribbon resemble those of individual nanotubes. Thus, the predicted switching times and voltages of the ribbon should approximate the same times and voltages of nanotubes. Unlike the prior art which relies on directed growth or chemical self-assembly of individual nanotubes, preferred embodiments of the present invention utilize fabrication techniques involving thin films and lithography. This method of fabrication lends itself to generation over large surfaces especially wafers of at least six inches. (In contrast, growing individual nanotubes over a distance beyond sub millimeter distances is currently unfeasible.) The ribbons should exhibit improved fault tolerances over individual nanotubes, by providing redundancy of conduction pathways contained with the ribbons. (If an individual nanotube breaks other tubes within the rib provide conductive paths, whereas if a sole nanotube were used the cell would be faulty.) Moreover, the resistances of the ribbons should be significantly lower than that for an individual nanotubes, thus, decreasing its impedance, since the ribbons may be made to have larger cross-sectional areas than individual nanotubes.

[0037] FIG. 3 illustrates a method of making certain embodiments of NTRCM devices 100. A first intermediate structure 302 is created or provided. In the illustrated embodiment, the structure 302 includes a silicon substrate 110 having an insulating layer 109 (such as silicon dioxide) and a silicon nitride layer (Si₃N₄) 108 that defines a plurality of supports 102. In this instance, the supports 102 are formed by rows of patterned silicon nitride, though many other arrangements are possible, such as a plurality of columns. Conductive traces 104 extend between supports 102. In this instance, the traces 104 are shown as essentially contacting the supports 102, but other arrangements are possible as are other geometries; for example, spaces may exist between trace 104 and support 102 and trace 104 may be fashioned as a wire or may have non-rectangular transverse, cross-sections, including triangular or trapezoidal. Sacrificial layers 304 are disposed above the traces 104 so as to define one planar surface 306 with the upper surface of the supports 102. This planar surface, as will be explained below, facilitates growth of a matted nanotube layer of certain embodiments.

[0038] Once such a structure 302 is created or provided, the upper surface 306 receives a catalyst 308. For example, under certain embodiments, a catalyst metal 308, containing iron (Fe), molybdenum (Mo), cobalt or other metals, is applied by spin-coating or other application techniques to create a second intermediate structure 310.

[0039] A matted layer 312 of nanotubes is then grown into a non-woven fabric of single-walled carbon nanotubes (SWNTs) to form a third intermediate structure 314. For example, the second intermediate structure 310 may be placed into an oven and heated to a high temperature (for example, about 800-1200° C.) while gases containing a carbon source, hydrogen and inert gas, such as argon or nitrogen, are flowed over the upper surface. This environment facilitates the generation or growth of the matted layer or film 312 of single-walled carbon nanotubes. The layer 312 is primarily one nanotube thick and the various tubes adhere to one another via Van der Waals forces. Occasionally, one nanotube grows over the top of another, though this growth is relatively infrequent due to the growth tendencies of the material. Under some embodiments (not shown), the catalyst 308 may be patterned to assist in growing the nanotubes with specific densities either more or less dense as is desired. When conditions of catalyst composition and density, growth environment, and time are properly controlled, nanotubes can be made to evenly distribute over a given field that is primarily a monolayer of nanotubes. Proper growth requires control of parameters including but not limited to catalyst composition and concentration, functionialization of the underlying surface, spin coating parameters (length and RPM), growth time, temperature and gas concentrations.

[0040] A photoresist may then be applied to the layer 312 and patterned to define ribbons in the matted layer of nanotubes 312. The ribbon patterns cross (for example, perpendicularly) the underlying traces 104. The photoresist is removed to leave ribbons 101 of non-woven nanotube fabric lying on planar surface 306 to form fourth intermediate structure 318.

[0041] The fourth intermediate structure 318 has portions 320 of its underlying sacrificial layer 304 exposed as shown. The structure 318 is then treated with an acid, such as HF, to remove the sacrificial layer 304, including the portion under the ribbons 101, thus forming an array 322 of ribbons 101 suspended over traces 104 and supported by supports 102.

[0042] Subsequent metalization may be used to form addressing electrodes, e.g., 112 shown in FIG. 1.

[0043] One aspect of the above technique is that the various growth, patterning, and etching operations may use conventional techniques, such as lithographic patterning. Currently, this may entail feature sizes (e.g., width of ribbon 101) of about 180 nm to as low as 130 nm, but the physical characteristics of the components are amenable to even smaller feature sizes if manufacturing capabilities permit.

[0044] As will be explained below, there are many possible ways of creating the intermediate structures or analogous structures described above. FIG. 4, for example, shows one way to create the first intermediate structure 302

[0045] A silicon wafer 400 is provided with an oxide layer 402. The oxide layer is preferably a few nanometers in thickness but could be as much 1 μm. A silicon nitride (Si₃N₄) layer 404 is deposited on top of the oxide surface 402. The silicon nitride layer is preferably at least 30 nm thick.

[0046] The silicon nitride layer 404 is then patterned and etched to generate cavities 406 to form support structure 407. With modern techniques the cavity width may be about 180 nm wide or perhaps smaller. The remaining silicon nitride material defines the supports 102 (e.g., as row, or perhaps columns).

[0047] A covering 408 of n-doped silicon is then deposited to fill the cavities 406. The covering 408 for exemplary embodiments may be about 1 μm thick but may be as thin as 30 nm.

[0048] The covering 408 is then processed, for example by self-flattening of thick silicon layers or by annealing, to produce a planar surface 306, discussed above, to form structure 411. In the case of self-flattening, reactive ion-etching (RE) with end-point detection (EPD) may be utilized until the upper surface 410 of the etched silicon nitride is reached.

[0049] The structure 411 is then oxidized to form and define sacrificial layers 304 of SiO₂about 10-20 nm deep into planar surface 306.

[0050] The unconverted, remaining portions of silicon form traces 104.

[0051] FIG. 5 shows another method that may be used to create the NTRCM devices 100 of certain embodiments. A support structure 407, like that described in connection with FIG. 4, is provided. A layer 514 of n-doped silicon is then added using a CVD process, sputtering or electroplating. Under certain embodiments, layer 514 is added to be about half the height of the Si₃N₄supports 102.

[0052] After the layer 514 is added, an annealing step is performed to yield a planarized surface 306 to form a structure 411 like that described above. The annealing step causes the silicon of layer 514 to flow into the cavities 406.

[0053] Like that described in connection with FIG. 4, the structure 411 is then oxidized to form and define sacrificial layers 304 of SiO₂about 10-20 nm deep into planar surface 306.

[0054] FIG. 6 shows another approach for forming an alternative first intermediate structure 302′. In this embodiment, a silicon substrate 600 is covered with a layer 602 of silicon nitride having a height 604 of at least 30 nm.

[0055] The silicon nitride layer 602 is then patterned and etched to generate spacings 606 and to defined supports 102. The etching process exposes a portion 608 of the surface of silicon substrate 600.

[0056] The exposed silicon surface 608 is oxidized to generate a silicon dioxide (SiO₂) layers 610 having a thickness of a few nm. These layers 610 eventually insulate traces 104 analogously to the way insulating layer 109 did for the above described structures 302.

[0057] Once the insulating layers 610 have been created, the traces 104 may be created in any of a variety of manner. FIG. 6 illustrates the processing steps of FIGS. 4-5 used to create such traces to illustrate this point.

[0058] FIG. 7 shows another approach for forming first intermediate structure 302. A silicon substrate 700 having a silicon dioxide layer 702 and a silicon nitride layer 704 receives a patterned photoresist layer 706. For example, a photoresist layer may be spin-coated on layer 704 and subsequently exposed and lithographically developed.

[0059] Reactive ion etching (RIE) or the like may then be used to etch the Si₃N₄layer 704 to form cavities 708 and to define supports 102.

[0060] Afterwards, n-doped silicon 710 may be deposited in the cavities 708. Under certain embodiments silicon is deposited to a height about equal to the height 712 of the Si₃N₄supports 102.

[0061] The photoresist 706 and silicon 710 on top of the photoresist 706 are then stripped away to form an intermediate structure 411 like that described above.

[0062] The structure 411 is then oxidized to generate the sacrificial SiO₂layers 304.

[0063] FIG. 8 shows another approach for forming first intermediate structure 302. Under this approach, a starting structure 800 is provided having a lowest silicon layer 802 with a lowest silicon dioxide layer 804 on top of it. A second silicon layer 806 is on top of layer 804 and a second silicon dioxide layer 808 is on top of the second silicon layer 806.

[0064] The top silicon dioxide (SiO₂) layer 808 is patterned by photolithography to create an RIE mask 810. The mask is used to etch the exposed portions 812 of second silicon layer 806 down to the first silicon dioxide layer 804. This etching creates cavities 814 and defines traces 104.

[0065] The cavities 814 are filled and covered with silicon nitride (Si₃N₄) 816.

[0066] The Si₃N₄covering 816 is backetched with RIE to the same height 818 as the remaining portions of the SiO₂layer 806 covering the n-doped silicon electrodes 104 (which form the sacrificial layer 304).

[0067] FIG. 9 shows an approach for forming an alternative first intermediate structure 302″. Under this approach, a structure like 407 (shown in FIG. 4, but not FIG. 9) is provided. In this instance, the Si₃N₄supports 102 have a height of about 30 nm. A thin layer of metal 902 is deposited on top of the Si₃N₄supports 102 and on top of the exposed portions SiO₂at the bottom of the cavities 904 as depicted by item 903. Metal 902 and 903 form temporary electrodes. A layer of n-doped silicon 906 may then be deposited or grown by electroplating, covering the electrode 903 until the silicon 906 achieves a height 908 at the top of the support 102 and contacting electrode 902. The growth process may be controlled by the onset of a current flow between the lower and upper metal electrodes 902,3.

[0068] The exposed metal electrodes 902 may then be removed by wet chemical methods or dry chemical methods. This forms an intermediate structure 411′ like the structure 411 described above, but with a buried electrode 903, as an artifact of the silicon growing process.

[0069] The structure 411′ is then oxidized to form sacrificial layers 304 at the exposed portions of silicon, as described above. For example, the layers 304 may be grown to a thickness of about 10 nm.

[0070] FIG. 10 shows another approach for forming first intermediate structure 302. A silicon substrate 1002 having a layer of silicon dioxide 1004 on top of it and a second layer 1006 of silicon (n-doped) on top of layer 1004 is used as a starting material. A mask layer 1008 is photolithographically patterned on top of layer 1006.

[0071] Using nitridization techniques, exposed portions 1010 of n-doped silicon layer 1006 are chemically converted to Si₃N₄supports 102. The unconverted portions of layer 1006 form traces 104.

[0072] The mask 1008 is removed forming a structure 411 like that described above.

[0073] The exposed portions 1012 of silicon surface are then oxidized to form the SiO₂sacrificial layers 304.

[0074] FIG. 11 shows an approach for forming an alternative first intermediate structure 302′″ Under this approach a silicon substrate 1102 is layered with a thin film 1104 of Si₃N₄as a starting structure. On top of the silicon nitride layer 1104, n-doped silicon is added and lithographically patterned, by RIE, to form traces 104.

[0075] The surfaces of traces 104 are oxidized to form the SiO₂layer 1106 which acts as an alternative form of sacrificial layer 304′.

[0076] The structure is overgrown with Si₃N₄1108 and back etched to form a planar surface 306 and to form alternative first intermediate structure 302′″. As will be evident to those skilled in the art, under this approach, when the sacrificial layer is subsequently removed, traces 104 will be separated from supports 102. Other variations of this technique may be employed to create alternative transverse cross-sections of trace 104. For example, the traces 104 may be created to have a rounded top, or to have a triangular or trapezoidal cross section. In addition, the cross section may have other forms, such as a triangle with tapered sides.

[0077] As was explained above, once a first intermediate structure is formed, e.g., 302, a matted nanotube layer 312 is provided over the planar surface 306 of the structure 302. In preferred embodiments, the non-woven fabric layer 312 is grown over the structure through the use of a catalyst 308 and through the control of a growth environment. Other embodiments may provide the matted nanotube layer 312 separately and apply it directly over the structure 302. Though structure 302 under this approach preferably includes the sacrificial layer to provide a planar surface to receive the independently grown fabric, the sacrificial layer may not be necessary under such an approach.

[0078] Because the growth process causes the underside of such nanotubes to be in contact with planar surface 306 of intermediate structure 302, they exhibit a “self-assembly” trait as is suggested by FIG. 12. In particular, individual nanotubes tend to adhere to the surface on which they are grown whenever energetically favorable, such that they form substantially as a “monolayer.” Some nanotubes may grow over another so the monolayer is not expected to be perfect. The individual nanotubes do not “weave” with one another but do adhere with one another as a consequence of Van der Waals forces. FIG. 12 is an approximate depiction of an actual nanotube non-woven fabric. Because of the small feature sizes of nanotube, even modern scanning electron microscopy cannot “photograph” an actual fabric without loss of precision; nanotubes have feature sizes as small as 1-2 nm which is below the precision of SEM. FIG. 12 for example, suggests the fabric's matted nature; not clear from the figure, however, is that the fabric may have small areas of discontinuity with no tubes present. Each tube typically has a diameter 1-2 nm (thus defining a fabric layer about 1-2 nm) but may have lengths of a few microns but may be as long as 200 microns. The tubes may curve and occasionally cross one another. Tubes attach to one another via Van der Waals forces.

[0079] In certain embodiments, nanotubes grow substantially unrestrained in the x- and y-axis directions, but are substantially restricted in the z-axis (perpendicular to page of FIG. 12) as a consequence of the self-assembly trait. Other embodiments may supplement the above approach to growing matte 312 with the use of field-oriented or flow-oriented growth techniques. Such supplementation may be used to further tailor growth such that any growth in one planar axis (e.g. the -x-axis) is retarded. This allows for a more even coverage of the desired area with a planar interwoven monolayer coating of nanotubes with a controllable density.

[0080] A plan view of the matted nanotube layer 312 with underlying silicon traces 104 is shown in FIG. 13.

[0081] As explained above, once the matted nanotube layer 312 is provided over the surface 306, the layer 312 is patterned and etched to define ribbons 101 of nanotube fabric that cross the supports 102. The sacrificial layer is then removed (e.g., with acid) forming the array 322 described above in connection with FIG. 3. Because the matted layer of nanotubes 312 form a non-woven fabric that is not a contiguous film, etchants or other chemicals may diffuse between the individual nanotube “fibers” and more easily reach the underlying components, such as the sacrificial layer.

[0082] Subsequent metalization may be used to form addressing electrodes, e.g., 112 shown in FIG. 1, as outlined above. Other embodiments use nanotube technology to implement addressing of memory cells instead of using metallized electrodes 112 and addressing lines (not shown).

[0083] More specifically, under certain embodiments described above, nanotubes are used to form NTRCM arrays. Certain embodiments use nanotube technology, whether in individual wire or belt form, to implement addressing logic to select the memory cell(s) for reading or writing operations. This approach furthers the integration of nanotube technology into system design and may provide beneficial functionality to higher-level system design. For example, under this approach the memory architecture will not only store memory contents in non-volatile manner but will inherently store the last memory address.

[0084] The nanotube-based memory cells have bistability characterized by a high ratio of resistance between “0” and “1” states. Switching between these states is accomplished by the application of specific voltages across the nanotube belt or wire and the underlying trace, in which at least one of the memory cell elements is a nanotube or a nanotube ribbon. In one approach, a “readout current” is applied and the voltage across this junction is determined with a “sense amplifier.” Reads are non-destructive, meaning that the cell retains its state, and no write-back operations are needed as is done with DRAM.

[0085] FIG. 14 depicts a branching binary select system, or decoder, 1400. As will be explained below, decoder 1400 may be implemented with nanotubes or nanotube ribbon technology. Moreover, the decoder may be constructed on the same circuit component as a nanotube memory cell array, e.g., NTRCM or NTWCM.

[0086] A perpendicular intersection of two lines 1404 and 1406 depicted as a dot 1402 indicates a junction of two nanotubes or nanotube ribbons. In this regard, the interaction is analogous to a “pass transistor” found in CMOS and other technology, in which the intersection may be opened or closed.

[0087] Locations such as 1420 where one nanotube or nanotube ribbon may cross another but which are not intended to create a crossbar junction may be insulated from one another with a lithographically patterned insulator between the components.

[0088] For the sake of clarity, the decoder illustrated is for a 3-bit binary address carried on addressing lines 1408. Depending on the value of the encoding the intersections (dots) will be switched to create only one path through which sensing current I may pass to select lines 1418.

[0089] To use this technique, a “dual rail” representation 1408 of each bit of the binary address is fashioned externally so that each of the address bits 1410 is presented in true and complementary form. Thus, line 1406 may be the logical true version of address line 1408aand line 1407 may be the logical complement of address line 1408a.The voltage values of the representation 1408 are consistent with that needed to switch a crossbar junction to the “1” or “0” state as described above.

[0090] In this fashion an address 1408 may be used to supply a sense current I to a bit or row of bits in an array, e.g., to nanotubes or nanotube ribbons. Likewise, the same approach may be used to sense a given trace, for example, selecting specific array column(s) to read sense from in conjunction with selecting a row. Thus this approach may be used for X and/or Y decoding both for reading and for writing operations.

[0091] Certain embodiments of the invention provide a hybrid technology circuit 1500, shown in FIG. 15. A core memory cell array 1502 is constructed using NTWCM or NTRCM, and that core is surrounded by semiconductor circuits forming X and Y address decoders 1504 and 1506; X and Y buffers 1508 and 1510; control logic 1512 and output buffers 1514. The circuitry surrounding the NTWCM or NWBCM core may be used for conventional interfacing functions, including providing read currents and sensing output voltages.

[0092] In other embodiments, the X and Y address decoders 1504 and 1506 may be substituted with the nanotube wire or belt addressing technique discussed above. In these embodiments the core would include memory cells and addressing logic.

[0093] In certain embodiments, the hybrid circuit 1500 may be formed by using a nanotube core (having either just memory cells or memory cells and addressing logic) and by implementing the surrounding circuitry using a field programmable gate array. The core and gate array circuitry may be contained in a single physical package if desired. Or, they may be packaged separately. For example, a hermitically packaged nanotube circuit (having memory or memory and addressing logic) may be combined with a PLD/FPGA/ASIC in which the I/O interfacing logic is contained. The resulting compact chipset provides access to the benefits of the NT memory for the user of the product, while maximizing the use of “off-the-shelf” technologies, which may be utilized on an as-needed basis by the manufacturer.

[0094] FIG. 16 depicts one possible implementation 1600 of the hybrid technology. A FPGA chip 1602 containing the buffering and control logic (described above) is connected via conducting traces on a (perhaps multilayer) printed circuit board (PCB) 1604 to a nanotube (NT) chip 1606 containing the memory cells and addressing logic.

[0095] This particular embodiment is suggested to conform to the PCI bus standard, typical of today's personal computers. Other passive circuitry, such as capacitors, resistors, transformers, etc. (not pictured) would also be necessary to conform to the PCI standard. A front-side bus speed of 200 MHz-400 MHz is annotated, suggesting the kinds of external clock speeds such a chipset might run at. This speed is limited by the PCB interconnects and FPGA/PLD/ASIC speed, and also the chip packages, not the NT memory cell speed.

Other Embodiments

[0096] Besides carbon nanotubes other materials with electronic and mechanical properties suitable for electromechanical switching could be envisioned. These materials would have properties similar to carbon nanotubes but with different and likely reduced tensile strength. The tensile strain and adhesion energies of the material must fall within a range to allow bistability of the junction and electromechanical switching properties to exist within acceptable tolerances.

[0097] For the purpose of integrating CMOS logic for addressing two approaches can be envisioned. In the first embodiment the nanotube array will be integrated before metallization but after ion implantation and planarization of the CMOS logic devices. A second method involves growth of the nanotube arrays before fabrication of the CMOS devices involving ion implementation and high temperature annealing steps. Upon completion of these steps the final metallization of both the nanotube ribbons and the CMOS devices will proceed using standard and widely used protocols.

[0098] Electrodes consisting of n-doped silicon on top of some metal or semiconductor line can also be envisioned. This will still provide rectifying junctions in the ON state so that no multiple current pathways exist.

[0099] In addition to rectifying junctions, there are other widely accepted and used methods to prevent the occurrence of electrical crosstalk (i.e. multiple current pathways) in crossbar arrays. Tunnel barriers on top of the static, lithographically fabricated electrodes prevent the formation of ohmic ON states. No leakage currents at zero bias voltage will occur but a small bias voltage has to be applied for the charge carriers to overcome this barrier and tunnel between the crossing lines.

[0100] Methods to increase the adhesion energies through the use of ionic, covalent or other forces can be envisioned to alter the interactions with the electrode surfaces. These methods can be used to extend the range of bistability with these junctions.

[0101] Nanotubes can be functionalized with planar conjugated hydrocarbons such as pyrenes which may then aid in enhancing the internal adhesion between nanotubes within the ribbons.

[0102] Certain of the above aspects, such as the hybrid circuits and the nanotube technology for addressing, are applicable to individual nanotubes (e.g., using directed growth techniques, etc.) or to nanotube ribbons.

[0103] It will be further appreciated that the scope of the present invention is not limited to the above-described embodiments but rather is defined by the appended claims, and that these claims will encompass modifications of and improvements to what has been described.

Claims

What is claimed is:

1. A hybrid memory system, comprising:

a memory cell core circuit having an array of electromechanical memory cells, in which each cell is a crossbar junction at least one element of which is a nanotube or a nanotube ribbon;

an access circuit for providing array addresses to the memory cell core circuit to select at least one corresponding cell, the access circuit being constructed of semiconductor circuit elements.

2. The hybrid memory system of claim 1 wherein the memory cell core circuit further includes a first and second decoder, the first decoder being responsive to the array addresses to select a row of cells within the array, and the second decoder being responsive to the array addresses to select at least one column of cells in the array.

3. The hybrid circuit of claim 1 wherein the memory cell core circuit is constructed as a first individual integrated circuit chip and wherein the access circuit is not included in said chip.

4. The hybrid circuit of claim 1 wherein the memory cell core circuit is constructed as a first individual integrated circuit chip and wherein the access circuit is a second integrated circuit chip in communication with the first chip.

5. The hybrid circuit of claim 1 wherein the access circuit further provides a PCI bus interface.

6. The hybrid circuit of claim 2 wherein the first and second decoders are constructed with crossbar junctions, one element of which is a nanotube or a nanotube ribbon.

Patent Citations (285)

Patent	Date	Inventor	Cited By
US3448302(A)	1969-06-01	Shanefield	Applicant
US3740494(A)	1973-06-01	Dunand et al.	Applicant
US3892890(A)	1975-07-01	Watanabe et al.	Applicant
US4324814(A)	1982-04-01	Reichert	Applicant
US4378629(A)	1983-04-01	Bozlev et al.	Applicant
US4495551(A)	1985-01-01	Yoder	Applicant
US4510016(A)	1985-04-01	Chi et al.	Applicant
US4524431(A)	1985-06-01	Haken et al.	Applicant
US4673474(A)	1987-06-01	Ogawa	Applicant
US4694427(A)	1987-09-01	Miyamoto et al.	Applicant
US4701842(A)	1987-10-01	Olnowich	Applicant
US4707197(A)	1987-11-01	Hensel et al.	Applicant
US4758534(A)	1988-07-01	Derkits, Jr. et al.	Applicant
US4819212(A)	1989-04-01	Nakai et al.	Applicant
US4845533(A)	1989-07-01	Pryor et al.	Applicant
US4853893(A)	1989-08-01	Eaton, Jr. et al.	Applicant
US4876667(A)	1989-10-01	Ross et al.	Applicant
US4888630(A)	1989-12-01	Paterson	Applicant
US4901121(A)	1990-02-01	Gibson et al.	Applicant
US4903090(A)	1990-02-01	Yokoyama	Applicant
US4939556(A)	1990-07-01	Eguchi et al.	Applicant
US4947226(A)	1990-08-01	Huang et al.	Applicant
US4979149(A)	1990-12-01	Popovic et al.	Applicant
US4985871(A)	1991-01-01	Catlin	Applicant
US5010037(A)	1991-04-01	Lin et al.	Applicant
US5031145(A)	1991-07-01	Lever	Applicant
US5032538(A)	1991-07-01	Bozler et al.	Applicant
US5051956(A)	1991-09-01	Burns	Applicant
US5057883(A)	1991-10-01	Noda	Applicant
US5089545(A)	1992-02-01	Pol	Applicant
US5155561(A)	1992-10-01	Bozler et al.	Applicant
US5161218(A)	1992-11-01	Catlin	Applicant
US5168070(A)	1992-12-01	Luth	Applicant
US5175597(A)	1992-12-01	Cachier et al.	Applicant
US5184320(A)	1993-02-01	Dye	Applicant
US5196396(A)	1993-03-01	Lieber	Applicant
US5198390(A)	1993-03-01	MacDonald et al.	Applicant
US5198994(A)	1993-03-01	Natori	Applicant
US5252835(A)	1993-10-01	Lieber et al.	Applicant
US5290715(A)	1994-03-01	Pardya	Applicant
US5316979(A)	1994-05-01	MacDonald et al.	Applicant
US5346683(A)	1994-09-01	Green et al.	Applicant
US5412785(A)	1995-05-01	Skruhak et al.	Applicant
US5424054(A)	1995-06-01	Bethune et al.	Applicant
US5426070(A)	1995-06-01	Shaw et al.	Applicant
US5444421(A)	1995-08-01	Carroll et al.	Applicant
US5444651(A)	1995-08-01	Yamamoto et al.	Applicant
US5453970(A)	1995-09-01	Rust et al.	Applicant
US5456986(A)	1995-10-01	Majetich et al.	Applicant
US5475341(A)	1995-12-01	Reed	Applicant
US5479172(A)	1995-12-01	Smith et al.	Applicant
US5482601(A)	1996-01-01	Ohshima et al.	Applicant
US5517194(A)	1996-05-01	Carroll et al.	Applicant
US5521602(A)	1996-05-01	Carroll et al.	Applicant
US5533061(A)	1996-07-01	Smith et al.	Applicant
US5538916(A)	1996-07-01	Kuroi et al.	Applicant
US5547748(A)	1996-08-01	Ruoff et al.	Applicant
US5553099(A)	1996-09-01	Carroll et al.	Applicant
US5563424(A)	1996-10-01	Yang et al.	Applicant
US5586286(A)	1996-12-01	Santeler et al.	Applicant
US5589692(A)	1996-12-01	Reed	Applicant
US5590078(A)	1996-12-01	Chatter	Applicant
US5592642(A)	1997-01-01	Thomas	Applicant
US5592643(A)	1997-01-01	Thomas	Applicant
US5592644(A)	1997-01-01	Thomas	Applicant
US5608246(A)	1997-03-01	Yeager et al.	Applicant
US5608888(A)	1997-03-01	Purcell et al.	Applicant
US5623638(A)	1997-04-01	Andrade	Applicant
US5626670(A)	1997-05-01	Varshney et al.	Applicant
US5626812(A)	1997-05-01	Ebbesen et al.	Applicant
US5640133(A)	1997-06-01	MacDonald et al.	Applicant
US5640343(A)	1997-06-01	Gallagher et al.	Applicant
US5650958(A)	1997-07-01	Gallagher et al.	Applicant
US5651126(A)	1997-07-01	Bailey et al.	Applicant
US5652856(A)	1997-07-01	Santeler et al.	Applicant
US5699317(A)	1997-12-01	Sartore et al.	Applicant
US5716708(A)	1998-02-01	Lagow	Applicant
US5719073(A)	1998-02-01	Shaw et al.	Applicant
US5721862(A)	1998-02-01	Sartore et al.	Applicant
US5739057(A)	1998-04-01	Tiwari et al.	Applicant
US5747180(A)	1998-05-01	Miller et al.	Applicant
US5751156(A)	1998-05-01	Muller et al.	Applicant
US5753088(A)	1998-05-01	Olk	Applicant
US5780101(A)	1998-07-01	Nolan etal.	Applicant
US5781717(A)	1998-07-01	Wu et al.	Applicant
US5793697(A)	1998-08-01	Scheuerlein	Applicant
US5799209(A)	1998-08-01	Chatter	Applicant
US5802583(A)	1998-09-01	Yeager et al.	Applicant
US5838165(A)	1998-11-01	Chatter	Applicant
US5840435(A)	1998-11-01	Lieber et al.	Applicant
US5841692(A)	1998-11-01	Gallagher et al.	Applicant
US5846849(A)	1998-12-01	Shaw et al.	Applicant
US5847454(A)	1998-12-01	Shaw et al.	Applicant
US5847565(A)	1998-12-01	Narayanan	Applicant
US5850089(A)	1998-12-01	Varshney et al.	Applicant
US5850231(A)	1998-12-01	Orimoto et al.	Applicant
US5858862(A)	1999-01-01	Westwater et al.	Applicant
US5875451(A)	1999-02-01	Joseph	Applicant
US5878840(A)	1999-03-01	Tessum et al.	Applicant
US5887272(A)	1999-03-01	Sartore et al.	Applicant
US5897945(A)	1999-04-01	Lieber et al.	Applicant
US5903010(A)	1999-05-01	Flory et al.	Applicant
US5909624(A)	1999-06-01	Yeager et al.	Applicant
US5914553(A)	1999-06-01	Adams et al.	Applicant
US5925465(A)	1999-07-01	Ebbesen et al.	Applicant
US5928450(A)	1999-07-01	Russell	Applicant
US5930164(A)	1999-07-01	Zhu	Applicant
US5939785(A)	1999-08-01	Klonis et al.	Applicant
US5946228(A)	1999-08-01	Abraham et al.	Applicant
US5946930(A)	1999-09-01	Anthony	Applicant
US5973444(A)	1999-10-01	Xu et al.	Applicant
US5985446(A)	1999-11-01	Lagow	Applicant
US5993697(A)	1999-11-01	Cohen et al.	Applicant
US5994733(A)	1999-11-01	Nishioka et al.	Applicant
US5997832(A)	1999-12-01	Lieber et al.	Applicant
US6025618(A)	2000-02-01	Chen	Applicant
US6031711(A)	2000-02-01	Tennent et al.	Applicant
US6031756(A)	2000-02-01	Gimzewski et al.	Applicant
US6183714(B1)	2000-02-01	Smalley et al.	Applicant
US6036774(A)	2000-03-01	Lieber et al.	Applicant
US6038060(A)	2000-03-01	Crowley	Applicant
US6038637(A)	2000-03-01	Berube et al.	Applicant
US6044008(A)	2000-03-01	Choi	Applicant
US6048740(A)	2000-04-01	Hsu et al.	Applicant
US6049856(A)	2000-04-01	Bolyn	Applicant
US6052263(A)	2000-04-01	Gill	Applicant
US6052313(A)	2000-04-01	Atsumi et al.	Applicant
US6060724(A)	2000-05-01	Flory et al.	Applicant
US6062931(A)	2000-05-01	Chuang et al.	Applicant
US6063243(A)	2000-05-01	Zettl et al.	Applicant
US6064107(A)	2000-05-01	Yeh et al.	Applicant
US6069380(A)	2000-05-01	Chou et al.	Applicant
US6072718(A)	2000-06-01	Abraham et al.	Applicant
US6083624(A)	2000-07-01	Hiura	Applicant
US6087293(A)	2000-07-01	Carnahan et al.	Applicant
US6088760(A)	2000-07-01	Walker et al.	Applicant
US6104633(A)	2000-08-01	Abraham et al.	Applicant
US6105381(A)	2000-08-01	Ghoshal	Applicant
US6108725(A)	2000-08-01	Chatter	Applicant
US6128214(A)	2000-10-01	Kuekes et al.	Applicant
US6136160(A)	2000-10-01	Hrkut et al.	Applicant
US6138219(A)	2000-10-01	Soman et al.	Applicant
US6146227(A)	2000-11-01	Mancevski	Applicant
US6156256(A)	2000-12-01	Kennel	Applicant
US6159620(A)	2000-12-01	Heath et al.	Applicant
US6159742(A)	2000-12-01	Lieber et al.	Applicant
US6165890(A)	2000-12-01	Kohl et al.	Applicant
US6166948(A)	2000-12-01	Parkin et al.	Applicant
US6177703(B1)	2001-01-01	Cunningham	Applicant
US6190634(B1)	2001-02-01	Lieber et al.	Applicant
US6198655(B1)	2001-03-01	Heath et al.	Applicant
US6203814(B1)	2001-03-01	Fisher et al.	Applicant
US6203864(B1)	2001-03-01	Zhang et al.	Applicant
US6212597(B1)	2001-04-01	Conlin et al.	Applicant
US6219212(B1)	2001-04-01	Gill et al.	Applicant
US6221330(B1)	2001-04-01	Moy et al.	Applicant
US6226722(B1)	2001-05-01	Shippy et al.	Applicant
US6231744(B1)	2001-05-01	Ying et al.	Applicant
US6231980(B1)	2001-05-01	Cohen et al.	Applicant
US6232706(B1)	2001-05-01	Dai et al.	Applicant
US6233665(B1)	2001-05-01	Bolyn	Applicant
US6237130(B1)	2001-05-01	Soman et al.	Applicant
US6239547(B1)	2001-05-01	Uemura et al.	Applicant
US6256767(B1)	2001-07-01	Kuekes et al.	Applicant
US6259277(B1)	2001-07-01	Tour et al.	Applicant
US6262469(B1)	2001-07-01	Le et al.	Applicant
US6300205(B1)	2001-10-01	Fulford et al.	Applicant
US6314019(B1)	2001-11-01	Kuekes et al.	Examiner
US6320428(B1)	2001-11-01	Atsumi et al.	Applicant
US6322713(B1)	2001-11-01	Choi et al.	Applicant
US6325909(B1)	2001-12-01	Li et al.	Applicant
US6331209(B1)	2001-12-01	Jang et al.	Applicant
US6346413(B1)	2002-02-01	Fodor et al.	Applicant
US6348295(B1)	2002-02-01	Griffith et al.	Applicant
US6348700(B1)	2002-02-01	Ellenbogen et al.	Applicant
US6350488(B1)	2002-02-01	Lee et al.	Applicant
US6358756(B1)	2002-03-01	Sandhu et al.	Applicant
US6361861(B2)	2002-03-01	Gao et al.	Applicant
US6362073(B2)	2002-03-01	Kim	Applicant
US6051866(A1)	2002-04-01	Shaw et al.	Applicant
US6380434(B1)	2002-04-01	Chiang	Applicant
US6400088(B1)	2002-06-01	Livingston et al.	Applicant
US6400091(B1)	2002-06-01	Deguchi et al.	Applicant
US6406776(B1)	2002-06-01	D'Evelyn	Applicant
US6417606(B1)	2002-07-01	Nakamoto et al.	Applicant
US6420726(B2)	2002-07-01	Choi et al.	Applicant
US6421271(B1)	2002-07-01	Gogl et al.	Applicant
US6422450(B1)	2002-07-01	Zhou et al.	Applicant
US6423583(B1)	2002-07-01	Avouris et al.	Applicant
US6426134(B1)	2002-07-01	Lavin et al.	Applicant
US2001/0023123(A1)	2001-09-01	Kim	Applicant
US2001/0023986(A1)	2001-09-01	Mancevski	Applicant
US2002/0055010(A1)	2002-05-01	Gao et al.	Applicant
US2002/0061441(A1)	2002-05-01	Ogura et al.	Applicant
US2002/0068170(A1)	2002-06-01	Smalley et al.	Applicant
US2002/0081380(A1)	2002-06-01	Dillon et al.	Applicant
US2002/0081787(A1)	2002-06-01	Kohl et al.	Applicant
US2002/0088938(A1)	2002-07-01	Colbert et al.	Applicant
US2002/0090331(A1)	2002-07-01	Smalley et al.	Applicant
US2002/0092983(A1)	2002-07-01	Colbert et al.	Applicant
US2002/0092984(A1)	2002-07-01	Colbert et al.	Applicant
US2002/0096634(A1)	2002-07-01	Colbert et al.	Applicant
US2002/0098135(A1)	2002-07-01	Smalley et al.	Applicant
US2002/0102193(A1)	2002-08-01	Smalley et al.	Applicant
US2002/0102194(A1)	2002-08-01	Smalley et al.	Applicant
US2002/0102196(A1)	2002-08-01	Smalley et al.	Applicant
US2002/0102353(A1)	2002-08-01	Mauthner et al.	Applicant
EP217023	1987-04-01		Applicant
EP269225	1988-06-01		Applicant
EP269225	1988-06-01		Applicant
EP441409	1988-07-01		Applicant
EP441409	1988-07-01		Applicant
EP269716	1988-12-01		Applicant
EP296716	1988-12-01		Applicant
EP315392	1989-05-01		Applicant
EP315392	1989-05-01		Applicant
EP426282	1990-08-01		Applicant
EP613130	1994-08-01		Applicant
EP665187	1995-08-01		Applicant
EP688618	1995-08-01		Applicant
EP688618	1995-08-01		Applicant
EP758023	1996-07-01		Applicant
EP1209123	1996-09-01		Applicant
EP665187	1997-12-01		Applicant
EP947466	1999-10-01		Applicant
EP989579	2000-03-01		Applicant
EP945402	2000-09-01		Applicant
EP1046613	2000-10-01		Applicant
EP1225613	2000-10-01		Applicant
EP1052520	2000-11-01		Applicant
EP1054249	2000-11-01		Applicant
EP1059266	2000-12-01		Applicant
EP1061040	2000-12-01		Applicant
EP1061043	2000-12-01		Applicant
EP1061044	2000-12-01		Applicant
EP1061544	2000-12-01		Applicant
EP1061555	2000-12-01		Applicant
EP1069206	2001-01-01		Applicant
EP1072693	2001-01-01		Applicant
EP1132920	2001-02-01		Applicant
EP1100106	2001-05-01		Applicant
EP1100297	2001-05-01		Applicant
EP1205436	2001-11-01		Applicant
GB2364933	2001-07-01		Applicant
JP11-011917	1999-01-01		Applicant
WO95/02709	1995-01-01		Applicant
WO96/38410	1996-12-01		Applicant
WO96/41043	1996-12-01		Applicant
WO97/22971	1996-12-01		Applicant
WO97/09272	1997-03-01		Applicant
WO97/31139	1997-08-01		Applicant
WO97/43473	1997-11-01		Applicant
WO98/26871	1998-06-01		Applicant
WO98/39250	1998-09-01		Applicant
WO98/39251	1998-09-01		Applicant
WO98/42620	1998-10-01		Applicant
WO98/48456	1998-10-01		Applicant
WO99/06618	1999-02-01		Applicant
WO/09443	1999-07-01		Applicant
WO/08650	1999-08-01		Applicant
WO99/47570	1999-09-01		Applicant
WO99/48810	1999-09-01		Applicant
WO99/58748	1999-11-01		Applicant
WO99/65821	1999-12-01		Applicant
WO/09443	2000-02-01		Applicant
WO/17101	2000-03-01		Applicant
WO/19494	2000-04-01		Applicant
WO/63115	2000-04-01		Applicant
WO/73204	2000-05-01		Applicant
WO1/03208	2000-06-01		Applicant
WO/44094	2000-07-01		Applicant
WO/048195	2000-08-01		Applicant
WO1/18246	2000-08-01		Applicant
WO1/23303	2000-08-01		Applicant
WO1/03208	2001-01-01		Applicant
WO2/37500	2001-05-01		Applicant
WO2/19420	2001-08-01		Applicant
WO2/38496	2001-11-01		Applicant
WO2/42204	2001-11-01		Applicant
WO2/48701	2001-12-01		Applicant
WO2/48822	2001-12-01		Applicant
WO2/054505	2001-12-01		Applicant
WO2/059898	2002-01-01		Applicant
WO2/060812	2002-01-01		Applicant
WO2/060813	2002-01-01		Applicant

Non-Patent Literature (132)

Tans, Sander J., “Room-temperature transistor based on a single carbon nanotube,” Nature, May 1998, vol. 393, pp. 49-52.Applicant
Dillon, Anne C., “A Simple and Complete Purification of Single-Walled Carbon Nanotube Materials,” Advanced Materials, 1999, vol. 11, pp. 1354-1358.Applicant
Cleland, A.N., “Single-crystal aluminum nitride nanomechanical resonators,” Applied Physics Letters, Sep. 24, 2001, vol. 79, pp. 2070-2072.Applicant
Ramsperger, U., “Fabrication and lateral electronic transport measurements of gold nanowires,” Applied Physics Letters, Jan. 1, 2001, vol. 78, pp. 85-87.Applicant
Calleja, M., “Fabrication of gold nanowires on insulating substrates by field-induced mass transport,” Applied Physics Letters, Oct. 8, 2001, vol. 79, pp. 2471-2473.Applicant
Kluth, P., “Fabrication of epitaxial CoSi2 nanowires,” Applied Physics Letters, Aug. 6, 2001, vol. 79, pp. 824-826.Applicant
Zhang, Y., “Formation of metal nanowires on suspended single-walled carbon nanotubes,” Applied Physics Letters, Nov. 6, 2000, vol. 77, pp. 3015-3017.Applicant
Berry, A.D., “Fabrication of GaAs and InAs wires in nanochannel gas,” Applied Physics Letters, Nov. 4, 1996, vol. 69, pp. 2846-2848.Applicant
Li, Jian-Long, “Spontaneous formation of ordered indium nanowire array on Si(001),” Applied Physics Letters, Oct. 22, 2001, vol. 79, pp. 2826-2828.Applicant
Jorritsma, J., “Fabrication of large arrays of metallic nanowires on V-grooved substrates,” Applied Physics Letters, Sep. 4, 1995, vol. 67, pp. 1489-1491.Applicant
Sekiba, Daiichiro, “Fabrication of stable nanopatterns on metals,” Applied Physics Letters, Sep. 30, 2002, vol. 81, pp. 2632-2634.Applicant
Yin, A. J., “Fabrication of highly ordered metallic nanowire arrays by electrodeposition,” Applied Physics Letters, Aug. 31, 2001, vol. 79, pp. 1039-1041.Applicant
He, J. Z., “Dispersion, refinement, and manipulation of single silicon nanowires,” Applied Physics Letters, Mar. 11, 2002, vol. 80, pp. 1812-1814.Applicant
Franklin, Nathan R., “Integration of suspended carbon nanotube arrays into electronic devices and electromechanical systems,” Applied Physics Letters, Jul. 29, 2002, vol. 81, pp. 913-915.Applicant
Homma, Yoshikazu, “Growth of suspended carbon nanotube networks on 100-nm-scale silicon pillars,” Applied Physics Letters, Sep. 16, 2002, vol. 81, pp. 2261-2263.Applicant
Yenilmez, Erhan, “Wafer scale production of carbon nanotube scanning probe tips for atomic force microscopy,” Applied Physics Letters, Mar. 25, 2002, vol. 80, pp. 2225-2227.Applicant
Sax, Harald, “Polysilicon Overfill Etch Back Using Wet Chemical Spin-process Technology,” 7 pgs.Applicant
Dinaro, Joanna, “Analysis of an Elementary Reaction Mechanism for Benzene Oxidation in Supercritical Water, Combustion Institute,” 2000, vol. 28, pp. 1529-1536.Applicant
Monthioux, M., “Sensitivity of single-wall carbon nanotubes to chemical processing: an electron microscopy investigation,” Carbon, 2001, vol. 39, pp. 1251-1272.Applicant
Hou, P. X., “Multi-step purification of carbon nanotubes,” 2002 Elsevier Science Ltd., Mar. 8, 2001, vol. 40, pp. 81-85.Applicant
Avouris, P., “Carbon nanotube electronics,” Carbon, 2002, vol. 40, pp. 429-445.Applicant
Chen, Bin, “Heterogeneous Single-Walled Carbon Nanotube Catalyst Discovery and Optimization,” Chemical Materials, Dec. 7, 2001, vol. 14, pp. 1891-1896.Applicant
Maurin, I., “Carbon Miscibility in the Boron Layers of the MgB2 Superconductor,” Chemical Materials, 2002, pp. A-D.Applicant
Hyeon-Lee, Jingyu, “Aero-Sol-Gel Synthesis of Nanostructured Silica Powders,” Chemical Materials, 1997, vol. 9, pp. 2400-2403.Applicant
McEuen, Paul L., Single-Walled Carbon Nanotube Electronics, to be published in the inaugural issue of the IEEE Transactions on Nanotechnology (2002), 9 pgs.Applicant
Dürkop, T., “Nanotubes are High Mobility Semiconductors,” Department of Physics, University of Maryland, 4 pgs.Applicant
Choi, Hee Cheul, “Spontaneous Reduction of Metal Ions on the Sidewalls of Carbon Nanotubes,” J. Amer. Chem. Soc., May 7, 2002, pp. A-B.Applicant
Zheng, Bo, “Efficient CVD Growth of Single-Walled Carbon Nanotubes on Surfaces Using Carbon Monoxide Precursor,”Nano Letters, 2002, pp. A-D.Applicant
Deng, S. Z., “Synthesis of silicon carbide nanowires in a catalyst-assisted process,” Chemical Physics Letters, Apr. 26, 2002, vol. 356, pp. 511-514.Applicant
Zhang, R. Q., “Silicon nanotubes: Why not?,” Chemical Physics Letters, 2002, vol. 364, pp. 251-258.Applicant
Lei, Y., “Fabrication, characterization and Raman study of TiO2 nanowire arrays prepared by anodic oxidative hydrolysis of TiCl3,” Chemical Physics Letters, 2001, vol. 338, pp. 231-236.Applicant
Zheng, M. J., “Fabrication and optical properties of large-scale uniform zinc oxide nanowire arrays by one-step electrochemical deposition technique,” Chemical Physics Letters, 2002, vol. 363, pp. 123-128.Applicant
O'Connell, Michael J., “Reversible water-solubilization of single-walled carbon nanotubes by polymer wrapping,” Chemical Physics Letters, 2001, vol. 342, pp. 265-271.Applicant
Huang, Houjin, “Purification and alignment of arc-synthesis single-walled carbon nanotube bundles,” Chemical Physics Letters,2002, vol. 356, pp. 567-572.Applicant
Kong, Jing, “Chemical vapor deposition of methane for single-walled carbon nanotubes,” Chemical Physics Letters, 1998, vol. 292, pp. 567-574.Applicant
Bergbreiter, David E., “Using Soluble Polymers To Recover Catalysts and Ligands,” Chemical Reviews, Mar. 5, 2002, pp. A-AM.Applicant
Roucoux, Alain, “Reduced Transition Metal Colloids: A Novel Family of Reusable Catalysts?,” Chemical Reviews, Jan. 30; 2002, pp. A-V.Applicant
Yoshida, Jun-ichi, “Tag Strategy for Separation and Recovery,” Chemical Reviews, Mar. 18, 2002, pp. A-X.Applicant
De Vos, Dirk E., “Ordered Mesoporous and Microporous Molecular Sieves Functionalized with Transition Metal Complexes as Catalysts for Selective Organic Transformations,” Chemical Reviews, Jan. 31, 2002, pp. A-Z.Applicant
Connelly, Neil G., “Chemical Redox Agents for Organometallic Chemistry,” Chemical Reviews, Jan. 9, 1996, vol. 96, pp. 877-910.Applicant
Dequesnes, Marc, “Calculation of pull-in voltages for carbon-nanotube-based nanoelectromechanical switches,” Nanotechnology, Jan. 22, 2002, vol. 13, pp. 120-131.Applicant
Serp, Philippe, “Chemical Vapor Deposition Methods for the Controlled Preparation of Supported Catalytic Materials,” Chemical Reviews, Apr. 10, 2002, pp. A-AR.Applicant
Diehl, Michael R., “Self-Assembled, Deterministic Carbon Nanotube Wiring Networks,” Angew. Chem. Int. Ed. , 200, vol. 41, pp. 353-356.Applicant
Wind, S. J., “Localized and Directed Lateral Growth of Carbon Nanotubes from a Porous Template,” IBM T.J. Watson Research Center, 17 pgs.Applicant
Wind, S. J., “Fabrication and Electrical Characterization of Top Gate Single-Wall Carbon Nanotube Field-Effect Transistors,” IBM T. J. Watson Research Center, 14 pgs.Applicant
Harutyunyan, Avetik R., “CVD Synthesis of Single Wall Carbon Nanotubes under “Soft” Conditions,” Nano Letters, Feb. 25, 2002, pp. A-F.Applicant
Massot, L., “Electrodeposition of carbon films from molten alkaline fluoride media,” Electrochimica Acta, Jan. 28, 2002, vol. 47, pp. 1949-1957.Applicant
Heinze, S., “Carbon Nanotubes as Schottky Barrier Transistors,” Physical Review Letters, Sep. 2, 2002, vol. 89, pp. 106801-1 through 106801-4.Applicant
Duan, Xiangfeng, “Indium phosphide nanowires as building blocks for nanoscale electronic and optoelectronic devices,” Nature, Jan. 4, 2001, vol. 409, pp. 66-69.Applicant
Chen, Robert J., “Noncovalent Sidewall Functionalization of Single-Walled Carbon Nanotubes for Protein Immobilization,” J. Amer. Chem. Soc., 2001, vol. 123, pp. 3838-3839.Applicant
Puntes, Victor F., “Synthesis of hcp-Co Nanodisks,” J. Amer. Chem. Soc., 2002, vol. 124, pp. 12874-12880.Applicant
An, Lei, “Synthesis of Nearly Uniform Single-Walled Carbon Nanotubes Using Identical Metal-Containing Molecular Nanoclusters as Catalysts,” j. Amer. Chem. Soc., 2002, vol. (?), total of 4 pgs.Applicant
Cassell, Alan M., “Directed Growth of Free-Standing Single-Walled Carbon Nanotubes,” American Chemical Society, Jun. 21, 1999, vol. 121, pp. 7975-7976.Applicant
Bahr, Jeffrey, L., “Functionalization of Carbon Nanotubes by Electrochemical Reduction of Aryl Diazonium Salts: A Bucky Paper Electrode,” American Chemical Society, 2001, vol. 123, pp. 6536-6542.Applicant
Fruchart, O., “Vertical self-organization of epitaxial magnetic nanostructures,” Journal of Magnetism and Magnetic Materials, 2002, vol. 239, pp. 224-227.Applicant
Zhang, J., “Fabrication and photoluminescence of ordered GaN nanowire arrays,” Journal of Chemical Physics, Oct. 1, 2001, vol. 115, pp. 5714-5717.Applicant
Dubois, S., “Fabrication and properties of arrays of superconducting nanowires,” Journal of Materials Research March 1999, vol. 14, pp. 665-671.Applicant
Liu, Z.Q., “Synthesis of α-SiO2 nanowires using Au nanoparticle catalysts of a silicon substrate,” Journal of Materials Research, Mar. 2001, vol. 16, pp. 683-686.Applicant
Lei, Y, Fabrication, characterization, and photoluminescence properties of highly ordered TiO2 nonowire arrays, J. Material Research, Apr. 2001, vol. 16, pp. 1138-1144.Applicant
Li, Y., “Fabrication of Highly ordered ZnO nanowire arrays in anodic alumina membranes,” J. Materials Research, Nov. 2000, vol. 15, p. 2305-2308.Applicant
Sellmyer, D.J., “Magnetism of Fe, Co and Ni nanowires in self-assembled arrays,” J. of Physics: Condensed Matter, (2000) vol. 13, pp. R433-R460.Applicant
Fan, Hongyou, “Multiphased assembly of nanopourous silica particles,” Journal of Non-Crystalline Solids (2001) vol. 285, pp. 71-78.Applicant
Franklin, Nathan R., “Integration of suspended carbon nanotube arrays into electronic devices and electromechanical systems,” Applied Physics Letters, Jul. 29, 2002, vol. 81, No. 5, 913-915.Applicant
Kong, Jing, “Synthesis of individual single-walled carbon nanotubes on patterned silicon wafers,” Nature, Oct. 29, 1998, vol. 395, pp. 878-881.Applicant
Duan, Xiangfeng, “Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires,” Nano Letters, 2002, pp. A-D.Applicant
Fuhrer, M.S., “High-Mobility Nanotube Transistor Memory,” Nano Letters, 2002, vol. 2, No. 7, pp. 755-759.Applicant
Radosavljević, M., Novolatile Molecular Memory Elements Based on Ambipolar Nanotube Field Effect Transistors, Nano Letters, 2002, vol. 2, pp. 761-764.Applicant
Derycke, V., “Catalyst-Free Growth of Ordered Single-Walled Carbon Nanotube Networks,” Nano Letters, 2002, pp. A-D.Applicant
Joselevich, Ernesto, “Vectorial Growth of Metallic and Semiconducting Single-Wall Carbon Nanotubes,” Nano Letters, xxxx, vol. 0, pp. A-E.Applicant
Javey, Ali, “Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators,” Nano Letters, 2002, pp. A-D.Applicant
Robertson, John, “Section 11. Non-Crystalline Carbon, Properties and Prospects for Non-Crystalline Carbons,” Journal of Non-Crystalline Solids 299-302, 2002, pp. 798-804.Applicant
Ci, Lijie, “Double Wall Carbon Nanotubes Promoted by Sulfur in a Floating Iron Catalyst CVD System,” Chemical Physics Letters 359, Jun. 13, 2002, pp. 63-67.Applicant
Gromov, A., “Purification of Carbon Nanotubes,” Caramel Workshop, Jan. 23, 2002, pp. 1-13.Applicant
Cui, Yi, “Functional Nanoscale Electronic Devices Assembled Using Silicon Nanowire Building Blocks,” Science, Feb. 2, 2001, vol. 291, pp. 851-853.Applicant
Wang, Suhua, Thermal Oxidation of Cu2S Nanowires: a Template Method for the Fabrication of Mesoscopic CuxO (×= 1,2) Wires, Phys. Chem. Chem. Phys., 2002, vol. 4, pp. 3425-3429.Applicant
Untiedt, C., Fabrication and Characterization of Metallic Nanowires, Physical Review B, Jul. 15, 1997, vol. 56, No. 4, pp. 2154-2160.Applicant
Marsen, Bjorn, “Fullerene-Structured Nanowires of Silicon,” Physical Review B, Oct. 15, 1999, vol. 60, No. 16, pp. 11593-11600.Applicant
Berber, Savas, “Unusually High Thermal Conductivity of Carbon Nanotubes,” Physical Review Letters, May 15, 2000, vol. 84, No. 20, pp. 4613-4616.Applicant
Yao, Zhen, “High-Field Electrical Transport in a Single-Wall Carbon Nanotubes,” Physical Review Letters, Mar. 27, 2000, vol. 84, No. 13, pp. 2641-2944.Applicant
Zhang, Y.F., “Liquid Phase Synethesis of Carbon Nanotubes,” Physica B 323, 2002, pp. 293-295.Applicant
Dresselhaus, M.S., “Raman Spectroscopy on One Isolated Carbon Nanotube,” Physica B 323, 2002, pp. 15-20.Applicant
Heinze, S., “Carbon Nanotubes as Schottky Barrier Transistors,” Physical Review Letters, Sep. 2, 2002, vol. 89, No. 10, 106801-1—106801-4.Applicant
Fu, Qiang, “Electrodeposition of Carbon Films from Various Organic Liquids,” Surface & Coatings Technology 124, 2000, pp. 196-200.Applicant
Hernadi, K., “Reactivity of Different Kinds of Carbon During Oxidative Purification of Catalytically Prepared Carbon Nanotubes,”, Solid State Ionics 141-142, 2001, pp. 203-209.Applicant
Colomer, J. F., “Different Purification Methods of Carbon Nanotubes Produced by Catalytic Synthesis,” Synthetic Metals 103, 1999, pp. 2482-2483.Applicant
Dalton, A.B., “A Functional Conjugated Polymer to Process, Purify and Selectively Interact with Single Wall Carbon Nanotubes,” Synthetic Metals 121, 2001, pp. 1217-1218.Applicant
Tat, Kerk Wai, “Preparation and Characterization of Cobalt/Silica Core-Shell Magnetic Nanoparticles,” Dept. Chem., National University of Singapore 2000/2001, pp. 1-5.Applicant
Shipley, Microposit® XP-90104A E-Beam Resist, Preliminary Product Information, pp. 1-2.Applicant
Smalley, R. E., Foreword (Publication unknown), Jan. 2001.Applicant
Dresselhaus, Mildred S., Preface (Publication unknown) Jan. 2001.Applicant
Advanced Semiconductor Engineering, Inc., Substrate Design 420L BGA 35*35, Dwg. No. K-I-0420, 2 pages.Applicant
Interated Device Technology, Inc., DA Package Design, Sep. 25, 1997, 2 pages.Applicant
Integrated Device Technology, Inc. BG Package Outline, Sep. 18, 1994.Applicant
Pimenta, M.A., “Diameter dependence of the Raman D-band in isolated single-wall carbon nanotubes,” Physical Review B, vol. 64 pp. 04140-1-04140-4.Applicant
Duan, Xiangfeng, Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires, Nano Letters, Mar. 2002, pp. 1-4.Applicant
Introduction and Historical Perspective, Chapter 1, pp. 1-48.Applicant
Modern CMOS Technology, Chapter 2, pp. 49-92.Applicant
Crystal Growth, Wafer Fabrication and Basic Properties of Silicon Wafers, Chapter 3, pp. 93-149.Applicant
“Double Sided 4Mb SRAM Coupled Cap PBGA Card Assembly Guide.” International Business Machines Corp. (IBM), 1998.Applicant
Tyagi et al. “A 130nm Generation Logic Technology Featuring 70nm Transistors, Dual Vt Transistors and 6 Layers of Cu Interconnects.” Portland Technology Development.Applicant
“Preliminary: 8Mb (256Kx36 & 512Kx18) and 4Mb (128Kx36 & 256Kx18) [IBM0418A8CBLBB, IBM0418A4CBLBB, IBM0436A8CBLBB, IBM0436A4CBLBB].” International Business Machines Corp. (IBM), 1998.Applicant
Wei, Chenguy et al. “Temperature and Stain-Rate Dependent Plastic Deformation of Carbon Nanotube.”Applicant
“Package Mechanicals for USAR ICs.” USAR Systems, Inc., 1998.Applicant
Dipert, Brian. “Exotic Memories, Diverse Approaches.” EDN Magazine. Apr. 26, 2001, 56-70.Applicant
Duan, Xiangfeng. “Indium Phosphide Nanowires as Building Blocks for Nanoscale Electronic and Optoelectronic Devices.” Nature (2001); 409: 66-69.Applicant
Yang. “A Highly Performance 180 nm Generation Logic Technology.” Portland Technology Development.Applicant
Dai, Hongjie. “Controlled Chemical Routes to Nanotube Architectures, Physics, and Devices.” The Journal of Physical Chemistry B (1999); 103: 11246-11255.Applicant
Callaby, D. Roy et al. “Solid State Memory Study Final Report.” National Media Lab, Feb. 1994.Applicant
Cui, Yi. “Doping and Electrical Transport in Silicon Nanowires.” The Journal of Physical Chemistry B (2000); vol. 104, No. 22: 5213-5216.Applicant
Li, Mingtao et al. “Direct Three-dimensional Patterning Using Nanoimprint Lithography.” Applied Physics Letters (2000); vol. 78, No. 21: 3322-3324.Applicant
“8 Mb Synchronous Communication SRAM (IBM0418A86LQKA, IBM0418A86SQKA, IBM0436A86IQKA, IBM436A86SQKA).” International Business Machines Corp. (IBM), 1999.Applicant
Dipert, Brian. “Memory Cards: Designing with a Full Deck.” EDN Magazine. May 25, 2000.Applicant
Schönenberger, Christian et al. “Physics of Multiwall Carbon Nanotubes.” Physics World. Apr. 4, 2000.Applicant
Whatmore, Roger W. “Nanotechnology.” Ingenia. Feb., 2000.Applicant
“Nonochip NC800SX, 0.8 Gbyte Molecular Memory IC (R/W), Nanochip NC200SX, 0.2 Gbyte Molecular Memory IC (R/W), Nanochip NCM4510SX, Molecular Array Read/write Engine, Low Voltage Thermal Actuated, Dynamic Media Series M2, Nanochip NC4525DX, A/D-D/A Interface, Preliminary Specifications, Advance Information, (C) 1996-2000 Nanochip Document NCM2230500.”Applicant
Odom, Teri Wang et al. “Atomic Structure and Electronic Properties of Single-Walled Carbon Nanotubes,” Nature (1998); 391: 62-64.Applicant
Ouyang, Min. “Atomically Resolved Single-Walled Carbon Nanotube Intramolecular Junctions.” Science (2001); 291: 97-100.Applicant
Odom, Teri Wang et al. “Magnetic Clusters on Single-Walled Carbon Nanotubes: The Kondo Effect in a One-Dimensional Host.” Science (2000); 290: 1549-1552.Applicant
Wong, Eric et al. “Nanobeam Mechanics: Elasticity, Strength, and Toughness of Nonorods and Nanotubes.” Science (1997); 277: 1971-1975.Applicant
Hu, Jiangtao et al. “Controlled Growth and Electrical Properties of Heterojunctions of Carbon Nanotubes and Silicon Nanowires.” Nature (1999); 399: 48-51.Applicant
Rueckes, Thomas et al. “Carbon Nanotube-Based Nonvolatile Random Access Memory for Moleclar Computing.” Science (2000); 289: 94-7.Applicant
Kim, Philip et al. “Nanotube Nanotweezers.” Science (1999); 286: 2148-2150.Applicant
Huang, Yu et al. “Directed Assembly of One-Dimensional Nanostructures into Functional Networks.” Science (2001); 291: 630-33.Applicant
Cui, Yi et al. “Functional Nanoscale Electronic Devices Assembled Using Silicon Nanowire Building Blocks.” Science (2001); 291: 851-53.Applicant
Oullette, Jennifer. “Exploiting Molecular Self-Assembly.” The Industrial Physicist. American Institute of Physics, Dec. 2000.Applicant
Peng, Shu et al. “Chemical Control of Nanotube Electronics.” Nanotechnology (2000); 11: 57-60.Applicant
“The Ultimate Memory Guide.” Kingston Technology (1998).Applicant
Morales, Alfredo et al. “A Laser Ablation Method for the Synthesis of Crystalline Semiconductor Nanowires.” Science (1998); 279: 208-11.Applicant
Franklin, Nathan R. and Hongjie Dai, “An Enhanced CVD Approach to Extensive Nanotube Networks with Directionality.” Advanced Materials (2000): 890-894.Applicant
Kong, Jing; Chongwu Zhou; Erhan Yenilmez; Hongjie Dai. “Alkaline metal-doped n-type semiconducting nanotubes as quantum dots.” ApplieDPhysics Letters (Dec. 11, 2000): 3977-3979.Applicant
Tombler, Thomas W.; Chongwu Zhou; Jing Kong; Hongjie Dai, “Gating individual nanotubes and crossed with scanning probes.” Applied Physics Letters (Apr. 24, 2000): 2412-2414.Applicant
Zhou, Chongwu: et al. “Electrical measurements of individual semiconducting single-walled carbon nanotubes of various diameters.” Applied Physics Letters (Mar. 20, 2000): 1597-1599.Applicant

Abstract