US 9,685,320 B2Grant

Methods for depositing silicon oxide

Issue Date:2017-06-20

•23 Claims

•14 Drawing Sheets

Abstract

The embodiments herein focus on plasma enhanced atomic layer deposition (PEALD) processes. Conventional PEALD techniques result in films having high quality at the bottom and top of a feature, but low quality on the sidewalls. The disclosed embodiments achieve more uniform film quality as evidenced by more uniform wet etch rates and electrical properties throughout the film. The disclosed embodiments may use one or more of a relatively high deposition temperature, a relatively high RF power for generating the plasma, and/or relatively long RF plasma exposure duration during each cycle of the PEALD reaction.

Metadata

Assignee

Lam Research Corporation

Inventors

Hu Kang
Wanki Kim
Adrien LaVoie

Application Information

Application Number:US 14/335,785

Filing Date:2014-07-18

Priority Date:2014-07-18

Art Unit:2812

Classifications

IPC:

H01L21/02H01J37/32C23C16/40C23C16/455

Patent Drawings (14 sheets)

Description

Background

[0001] The fabrication of integrated circuits includes many diverse processing steps. One of the operations frequently employed is the deposition of a dielectric film. The film may be deposited on a relatively flat substrate, or it may be deposited into a gap between features patterned over or into silicon substrates. One method of depositing such a film is through plasma enhanced atomic layer deposition (PEALD). In this type of method, several operations are undertaken in a cyclic manner to deposit a conformal film. Typically, PEALD processes include the steps of (a) providing a dose of a first reactant to a reaction chamber, (b) purging the reaction chamber, (c) flowing a second reactant to the reaction chamber, (d) igniting a plasma in the reaction chamber, and (e) extinguishing the plasma and purging the reaction chamber. As a result of the nature of precursor delivery/adsorption onto the substrate surface, a single cycle of a PEALD process deposits a monolayer of material. The operations may be repeated a number of times to deposit additional monolayers to reach a desired film thickness.

Summary

[0002] Various embodiments herein relate to methods and apparatus for forming silicon oxide films on semiconductor substrates. Certain embodiments employ a relatively high deposition temperature, a relatively high level of RF power, and a relatively long plasma exposure duration, as compared to conventional methods. In some cases, additional plasma treatments may be performed periodically during deposition. Further, a bilayer may be formed in some cases, the bottom layer being deposited at different conditions than the upper layer.

[0003] In one aspect of the disclosed embodiments, a method of depositing a silicon oxide film on a surface of a substrate in a single or multi-station reaction chamber is provided. The method may include (a) flowing a silicon-containing reactant in vapor phase into the reaction chamber under conditions allowing the silicon-containing reactant to adsorb onto the surface of the substrate; (b) after (a), flowing an oxygen-containing reactant in vapor phase into the reaction chamber, and exposing the surface of the substrate to plasma to drive a surface reaction between the silicon-containing reactant and the oxygen-containing reactant to form the silicon oxide film, where flowing the oxygen-containing reactant and exposing the surface of the substrate to plasma occur at least partially at the same time, where a temperature of the substrate is maintained between about 435-550° C. during (a) and (b), where the plasma is generated using a total RF power between about 2.1-3.6 Watts per square centimeter of substrate area, and where the surface of the substrate is exposed to the plasma in (b) for a duration between about 2-5 seconds; and (c) repeating (a) and (b) until the silicon oxide film reaches a target thickness.

[0004] In certain cases, the silicon oxide film forms in a recessed feature having an aspect ratio of about 10 or higher. The width of the recessed feature may be between about 2-100 μm, for example between about 5-50 μm, or between about 5-20 μm. The recessed feature may be a through-silicon-via in some cases. The recessed feature may also form a portion of a 3D-NAND structure.

[0005] Purge steps may be introduced at appropriate times. For instance, the method may include performing a post-reactant purge after the flow of the silicon-containing reactant has ceased and before the flow of the oxygen-containing reactant begins, and performing a post-plasma purge after exposing the surface of the substrate to plasma. The silicon-containing reactant may be flowed into the reaction chamber for a duration between about 0.2-1 second in (a). The post-reactant purge may have a duration between about 0.2-1 second. The oxygen-containing reactant may be flowed into the reaction chamber and the surface of the substrate may be exposed to plasma for a duration between about 0.1-0.5 seconds. In some cases, the silicon-containing reactant includes an amino substituted silane, and the oxygen-containing reactant includes at least one of oxygen, nitrous oxide, ozone, carbon monoxide, nitric oxide, nitrogen dioxide, sulfur oxide, sulfur dioxide, an oxygen-containing hydrocarbon, water, and mixtures thereof. In some cases the amino substituted silane may include BTBAS. Many other reactants may also be used. The pressure within the reaction chamber may be maintained between about 2-6 Torr during (a) and (b) in certain cases.

[0006] The film formed according to the disclosed embodiments is often a high quality film, as evidenced by relatively low wet etch rates. In some embodiments, the silicon oxide film exhibits a first wet etch rate at a field region proximate a top opening of the feature, a second wet etch rate at a top corner of the feature, a third wet etch rate at a middle of a sidewall of the feature, and a fourth wet etch rate at a bottom of the feature, where the first wet etch rate is equal to or greater than the third wet etch rate. The first wet etch rate may be equal to or greater than the second wet etch rate, which may be equal to or greater than the third wet etch rate, which may be equal to or greater than the fourth wet etch rate. In some cases, the first wet etch rate, second wet etch rate, third wet etch rate, and fourth wet etch rate do not differ from one another by more than about 15%.

[0007] The film formed according to the disclosed embodiments may also exhibit good electrical qualities. For instance, the silicon oxide film may have a breakdown voltage between about −7.6 and −12.7 MC/cm. The silicon oxide film may exhibit a flatband voltage that does not differ by more than about 1.3 V across the substrate.

[0008] As mentioned, the method may also include performing periodic plasma treatments. The plasma treatment may include generating a treatment plasma from a treatment plasma generation gas, and exposing the surface of the substrate to the treatment plasma generation gas for a duration between about 10-100 seconds. The treatment plasma may have the effect of densifying the film. In some cases the treatment plasma generation gas is oxygen, a mixture of oxygen and argon, or helium. Where a mixture of oxygen and argon are used, a ratio of oxygen:argon in the plasma treatment generation gas may be between about 0.5:1 and 2:1, as measured in SLM. The plasma generation gas may flow at a rate between about 5-20 SLM. A pressure within the reaction chamber may be maintained between about 2-6 Torr while the surface of the substrate is exposed to the treatment plasma. In some cases the treatment plasma may be generated using a total RF power between about 0.3-1.8 Watts per square centimeter of substrate area.

[0009] The embodiments herein also relate to cases where a bilayer is formed. For instance, the method may further include (d) after (c), flowing a second silicon-containing reactant in vapor phase into the reaction chamber under conditions allowing the second silicon-containing reactant to adsorb onto the surface of the substrate; (e) after (d), flowing a second oxygen-containing reactant in vapor phase into the reaction chamber, and exposing the surface of the substrate to a second plasma to drive a surface reaction between the second silicon-containing reactant and the second oxygen-containing reactant to form a secondary silicon oxide film, where flowing the second oxygen-containing reactant and exposing the surface of the substrate to the second plasma occur at least partially at the same time, where a temperature of the substrate is maintained below about 400° C. during (d) and (e), where the second plasma is generated using a total RF power between about 0.7-1.8 Watts per square centimeter of substrate area, the RF power being provided only at high frequency RF, where the surface of the substrate is exposed to the second plasma in (e) for a duration between about 0.5-1 second; and (f) repeating (d) and (e) until the secondary silicon oxide film reaches a second target thickness.

[0010] In another aspect of the disclosed embodiments, a method of forming a silicon oxide bilayer on a semiconductor substrate is provided, the method including: (a) forming a first layer of silicon oxide on the substrate at a first temperature through a first atomic layer deposition reaction involving a first plasma generated at a first RF power and periodically exposed to the substrate for a first duration, and (b) forming a second layer of silicon oxide on the first layer of silicon oxide at a second temperature through a second atomic layer deposition reaction, the first layer of silicon oxide and second layer of silicon oxide together forming the silicon oxide bilayer, where formation of the second layer of silicon oxide involves a second plasma generated at a second RF power and periodically exposed to the substrate for a second duration, where the first temperature is higher than the second temperature, where the first RF power is greater than the second RF power, where the first duration is greater than the second duration, and where the first layer of silicon oxide has a lower wet etch rate than the second layer of silicon oxide.

[0011] A thickness of the first bilayer of silicon oxide may represent about 20% or less of a total thickness of the silicon oxide bilayer. In certain embodiments the first RF power is between about 2.1-3.6 Watts per square centimeter of substrate area, and the first duration is between about 2-5 seconds. In these or other cases, the second RF power may be between about 0.7-1.8 Watts per square centimeter of substrate area, and the second duration may be between about 0.5-1 second. The first temperature may be between about 435-550° C. The second temperature may be about 400° C. or less.

[0012] In a further aspect of the disclosed embodiments, an apparatus for depositing silicon oxide film on a surface of a substrate is provided, the apparatus including: a reaction chamber; a plasma source for providing plasma in the reaction chamber; one or more inlets for providing a silicon-containing reactant and an oxygen-containing reactant to the reaction chamber; a substrate support for supporting the substrate within the reaction chamber; and a controller having instructions to: (a) flow the silicon-containing reactant in vapor phase into the reaction chamber under conditions allowing the silicon-containing reactant to adsorb onto the surface of the substrate; (b) after (a), flow the oxygen-containing reactant in vapor phase into the reaction chamber, and expose the surface of the substrate to plasma to drive a surface reaction between the silicon-containing reactant and the oxygen-containing reactant to form the silicon oxide film, where the controller has instructions to flow the oxygen-containing reactant and expose the surface of the substrate to plasma at least partially at the same time, where the controller has instructions to maintain a temperature of the substrate between about 435-550° C. during (a) and (b), where the controller has instructions to generate plasma using a total RF power between about 2.1-3.6 Watts per square centimeter of substrate area, and to generate the plasma using only high frequency RF, and where the controller has instructions to expose the surface of the substrate to the plasma in (b) for a duration between about 2-5 seconds; and (c) repeat (a) and (b) until the silicon oxide film reaches a target thickness.

[0013] In various embodiments, the controller may further have instructions to purge the reaction chamber after the flow of silicon-containing reactant has ceased and before the flow of oxygen-containing reactant begins, and to purge the reaction chamber after exposing the surface of the substrate to plasma. The controller may have instructions to flow the silicon-containing reactant into the reaction chamber for a duration between about 0.2-1 second in (a), purge the reaction chamber for a duration between about 0.2-1 second between (a) and (b), flow the oxygen-containing reactant into the reaction chamber and expose the surface of the substrate to plasma for a duration between about 0.5-1 second in (b), and to purge the reaction chamber for a duration between about 0.1-0.5 seconds after (b). The controller may also have instructions to maintain a pressure within the reaction chamber between about 2-6 Torr during (a) and (b).

[0014] The controller may further have instructions to expose the surface of the substrate to a plasma treatment by: generating a treatment plasma from a treatment plasma generation gas; and exposing the surface of the substrate to the treatment plasma for a duration between about 10-100 seconds to thereby densify the silicon oxide film. In some cases the controller may have instructions to generate the treatment plasma using a total RF power between about 0.3-1.8 Watts per square centimeter of substrate area.

[0015] In certain cases, the controller may have instructions to form a bilayer. For instance, the controller may further have instructions to: (d) after (c) flow a second silicon-containing reactant in vapor phase into the reaction chamber under conditions allowing the second silicon-containing reactant to adsorb onto the surface of the substrate; (e) after (d), flow a second oxygen-containing reactant in vapor phase into the reaction chamber, and expose the surface of the substrate to a second plasma to drive a surface reaction between the second silicon-containing reactant and the second oxygen-containing reactant to form a secondary silicon oxide film, where the controller has instructions to flow the second oxygen-containing reactant and expose the surface of the substrate to the second plasma at least partially at the same time, where the controller has instructions to maintain a temperature of the substrate below about 400° C. during (d) and (e), where the controller has instructions to generate the second plasma using a total RF power between about 0.7-1.8 Watts per square centimeter of substrate area, and using only high frequency RF, and where the controller has instructions to expose the surface of the substrate to the second plasma in (e) for a duration between about 0.5-1 second; and (f) repeat (d) and (e) until the secondary silicon oxide film reaches a second target thickness.

[0016] In yet a further aspect of the disclosed embodiments, An apparatus for forming a silicon oxide bilayer on a semiconductor substrate is provided, the apparatus including: a reaction chamber; a plasma source for providing plasma in the reaction chamber; one or more inlets for providing a silicon-containing reactant and an oxygen-containing reactant to the reaction chamber; a substrate support for supporting the substrate within the reaction chamber; and a controller having instructions to: (a) form a first layer of silicon oxide on the substrate at a first temperature through a first atomic layer deposition reaction involving a first plasma generated at a first RF power and periodically exposed to the substrate for a first duration, and (b) form a second layer of silicon oxide on the first layer of silicon oxide at a second temperature through a second atomic layer deposition reaction, the first layer of silicon oxide and second layer of silicon oxide together forming the silicon oxide bilayer, where formation of the second layer of silicon oxide involves a second plasma generated at a second RF power and periodically exposed to the substrate for a second duration, where the first temperature is higher than the second temperature, where the first RF power is greater than the second RF power, where the first duration is greater than the second duration, and where the first layer of silicon oxide has a lower wet etch rate than the second layer of silicon oxide.

[0017] The controller may have instructions to deposit the bilayer such that the first layer represents about 20% or less of a total thickness of the silicon oxide bilayer.

[0018] In another aspect of the disclosed embodiments, an apparatus for forming silicon oxide film on a semiconductor substrate is provided, the apparatus including a reaction chamber, a plasma source for providing plasma in the reaction chamber, one or more inlets for providing a silicon-containing reactant and an oxygen-containing reactant to the reaction chamber; a substrate support for supporting the substrate within the reaction chamber; and a controller having instructions to deposit the silicon oxide film on the substrate according to any of the methods disclosed herein.

[0019] These and other features will be described below with reference to the associated drawings.

Brief Description of the Drawings

[0020] FIG. 1A shows a feature lined with silicon oxide having non-uniform film quality.

[0021] FIG. 1B illustrates a flow chart for a method of depositing film according to a baseline atomic layer deposition scheme.

[0022] FIG. 1C depicts a timing diagram for performing atomic layer deposition reactions according to certain embodiments.

[0023] FIG. 2A illustrates a flow chart for a method of depositing film according to certain disclosed embodiments of an atomic layer deposition scheme.

[0024] FIG. 2B illustrates a flow chart for a method of depositing a bilayer of material according to certain embodiments.

[0025] FIG. 3 depicts a simplified view of a single station reaction chamber according to certain embodiments.

[0026] FIG. 4 shows a multi-tool semiconductor processing apparatus for depositing a film on a substrate in accordance with certain disclosed embodiments.

[0027] FIG. 5 depicts a graph showing the wet etch rate for films produced at different temperatures.

[0028] FIG. 6 depicts a graph showing the wet etch rate for films produced at different RF plasma exposure times.

[0029] FIGS. 7A-7D illustrate silicon oxide films as-deposited and after etching for various deposition conditions.

[0030] FIG. 8 summarizes the etching results seen in FIGS. 7A-7D.

Detailed Description

[0031] In this application, the terms “semiconductor wafer,” “wafer,” “substrate,” “wafer substrate,” and “partially fabricated integrated circuit” are used interchangeably. One of ordinary skill in the art would understand that the term “partially fabricated integrated circuit” can refer to a silicon wafer during any of many stages of integrated circuit fabrication thereon. A wafer or substrate used in the semiconductor device industry typically has a diameter of 200 mm, or 300 mm, or 450 mm. The flow rates and power levels given herein relate to those used with a four station reactor having four 300 mm wafers therein. The flow rates and power levels scale linearly based on substrate area. The following detailed description assumes the invention is implemented on a wafer. However, the invention is not so limited. The work piece may be of various shapes, sizes, and materials. In addition to semiconductor wafers, other work pieces that may take advantage of this invention include various articles such as printed circuit boards and the like.

[0032] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the presented embodiments. The disclosed embodiments may be practiced without some or all of these specific details. In other instances, well-known process operations have not been described in detail to not unnecessarily obscure the disclosed embodiments. While the disclosed embodiments will be described in conjunction with the specific embodiments, it will be understood that it is not intended to limit the disclosed embodiments.

[0033] Manufacture of semiconductor devices typically involves depositing one or more thin films on a planar or non-planar substrate in an integrated fabrication process. In some aspects of the integrated process it may be useful to deposit thin films that conform to substrate topography. One type of reaction that is useful in some cases involves chemical vapor deposition (CVD). In typical CVD processes, gas phase reactants are introduced into a reaction chamber simultaneously and undergo a gas-phase reaction. The reaction products deposit on the surface of the substrate. The reaction may be driven by plasma, in which case the process may be referred to as a plasma enhanced chemical vapor deposition (PECVD) reaction. As used herein, the term CVD is intended to include PECVD unless otherwise indicated. CVD processes have certain disadvantages that render them less appropriate in some contexts. For instance, mass transport limitations of CVD gas phase reactions may cause “bread-loafing” deposition effects that show thicker deposition at top surfaces (e.g., top surfaces of gate stacks) and thinner deposition at recessed surfaces (e.g., bottom corners of gate stacks). Further, because some die may have regions of differing device density, mass transport effects across the wafer surface may result in within-die and within-wafer thickness variations. These thickness variations can result in over-etching of some regions and under-etching of other regions, which can degrade device performance and die yield. Another problem related to CVD processes is that they are often unable to form conformal films in high aspect ratio features. This issue is increasingly problematic as device dimensions continue to shrink.

[0034] Another type of reaction that is useful in many cases is atomic layer deposition (ALD). Whereas CVD processes primarily employ gas phase reactions to quickly deposit material on a substrate surface, ALD processes primarily involve surface-mediated reactions that deposit material in a much slower, cyclic manner. One type of ALD process is a plasma enhanced atomic layer deposition (PEALD) process, where the reaction is driven by exposure to plasma. In ALD processes, the reactants are delivered in a non-overlapping cyclic manner to minimize or eliminate unwanted gas phase reactions. A typical ALD reaction involves (1) exposing a substrate in a reaction chamber to a first gas phase reactant (e.g., a silicon-containing reactant) and allowing the reactant to adsorb onto the substrate surface, (2) purging the reaction chamber (e.g., by applying vacuum to evacuate the chamber or by flowing an inert gas to sweep the first reactant out of the chamber), (3) exposing the substrate to a second gas phase reactant (e.g., an oxygen-containing reactant or nitrogen-containing reactant), (4) exposing the substrate to an energy source (e.g., plasma or heat) to drive a surface reaction between the first reactant and the second reactant, and (5) purging the reaction chamber again. These steps may be repeated to build a film of desired thickness. In various cases, steps (3) and (4) overlap, wholly or partially, such that the second reactant is delivered to the reaction chamber while the substrate is exposed to plasma. ALD processes are also sometimes referred to as conformal film deposition (CFD) processes, particularly where no purge (or an incomplete purge) is done between steps (3) and (4), or where steps (3) and (4) overlap in time. As used herein, the term ALD includes thermal ALD, PEALD, and CFD unless otherwise indicated.

[0035] Depending on the exposure time of the precursor dosing steps and the sticking coefficients of the precursors, each ALD cycle may deposit a film layer of, in one example, between about 0.5-3 Å thick.

[0036] Methods for forming films using ALD/CFD are described in the following U.S. patent applications, each of which is herein incorporated by reference in its entirety: U.S. patent application Ser. No. 13/084,399, filed on Apr. 11, 2011; U.S. patent application Ser. No. 13/953,616, filed Jul. 29, 2013; U.S. patent application Ser. No. 14/074,596, filed Nov. 7, 2013; and U.S. patent application Ser. No. 14/144,107, filed Dec. 30, 2013.

[0037] Conventional PEALD processes result in the deposition of conformal films having substantially uniform thickness. However, although the films are uniform in thickness, they may not be uniform in quality. In some cases, the film deposited on the sidewall of a recessed feature is of poorer quality than the film deposited in the field region near the top of the feature or at the bottom of the feature. This poor quality is evidenced by a higher wet etch rate of the film at the sidewalls compared to the film near the top or bottom of the feature. A high wet etch rate correlates to less dense, lower quality film.

[0038] FIG. 1A shows a feature 150 that is lined with silicon oxide 152 deposited through conventional ALD methods. The left portion of the figure shows the silicon oxide 152 as deposited, and the right portion of the figure shows the silicon oxide 152 after performing a wet etch. The silicon oxide 152 etches fastest along the sidewalls of the feature 150, particularly near the bottom portion of the feature 150. This non-uniform in-feature wet etch rate is not ideal, and indicates a non-uniform film quality.

[0039] Without wishing to be bound by theory or mechanism of action, it is believed that the difference in film quality between the sidewalls of a feature and other areas of a feature in conventional PEALD methods may arise due to ion directionality. When a substrate is exposed to plasma, ions present in the plasma travel in a substantially linear manner to hit the surface of the substrate. These ions may provide energy for converting the precursor material(s) to a high quality film. Because the feature is recessed and the ions travel substantially linearly, the number of ions impacting the substrate is much higher near the field region of a feature, as compared to the bottom and sidewalls. The sidewalls and bottom are effectively shadowed due to the geometry of the feature. This difference may act to selectively densify the film near the top of the feature, leaving a less dense film on the sidewalls and bottom (especially the sidewalls). Further, the energy delivered by ions hitting the sidewalls and bottom is lower than the energy delivered by ions hitting other portions of the feature, again due to the geometry of the recessed feature. This may lead to different reactions happening at the sidewalls than at other regions. Another factor may be the relative amount of ions and radicals present in the plasma. The reaction parameters disclosed herein can be used to help mitigate these effects and produce a film having more uniform characteristics.

[0040] The processes described herein are used to produce silicon oxide films. Unless otherwise clear from context, the term silicon oxide is intended to cover stoichiometric and non-stoichiometric solid compositions of primarily silicon and oxygen. Silicon oxide films may have various morphologies, including varying degrees of crystallinity, roughness, etc.

[0041] FIG. 1B shows a flowchart for a method of depositing a film according to a baseline conventional ALD technique. The method 100 begins at operation 102, where a substrate is received into a reaction chamber. The reaction chamber may have a single station or a plurality of stations (e.g., 2 or 4 stations in some cases). The flow rates and power levels given herein assume that a four station reactor is used, with a 300 mm diameter wafer in each station. Many other setups are possible. The substrate will frequently be patterned to have a number of recessed features therein. In other cases the substrate may be unpatterned/flat. The substrate may be maintained at a temperature below about 400° C., for example between about 50-400° C., or between about 300-400° C. in some cases. This substrate temperature is relatively cool compared to certain disclosed embodiments. The reaction chamber may be maintained at a pressure between about 2-7 Torr.

[0042] At operation 104, a dose of a first reactant is flowed into the reaction chamber. The first reactant may be introduced at a rate between about 1-2 mL/min (based on the pre-vaporization volume of the reactant, assuming delivery to four 300 mm diameter wafers). This corresponds to a flow rate between about 3.5-7.1 mL/min per square meter of substrate area. As used herein, substrate area is calculated as the area of a single side of a wafer based on the radius of the wafer (i.e., the area of a single 300 mm wafer is A=πr²=70,700 mm², or about 707 cm², or about 0.07 m²and the total substrate area over four stations is about 2830 cm², or about 0.28 m²). The substrate area is not calculated to include additional surface area introduced due to features present on the wafer. The flow rates may be scaled linearly for substrates of other sizes. The first reactant may be introduced along with an inert carrier gas such as Ar or N₂. The flow rate of the carrier gas may be between about 5-10 SLM, which corresponds to a flow rate between about 17-36 SLM per square meter of substrate area. The duration over which the first reactant is introduced into the chamber may be less than about 1 second, for example between about 0.2-1 second. The reactant adsorbs onto the surface of the substrate, including in the recessed features, where applicable. Where the film being deposited contains silicon, the first reactant is typically a silicon-containing reactant.

[0043] Next, the reaction chamber is purged at operation 106. In some embodiments, the purge includes sweeping the reaction chamber with a non-reactive gas, for example Ar or N₂. The non-reactive gas may be delivered in a burst push, for example between about 20-40 SLM, which corresponds to about 70-140 SLM per square meter of substrate area. Alternatively or in addition, the purge may include evacuating the reaction chamber by performing a pump down. In this case, the pressure in the reaction chamber is significantly lower during the pump down than during reactant delivery, for example. The purge may have a duration between about 0.2-1 seconds. The purpose of this purge operation 106 is to remove all or substantially all of the non-adsorbed first reactant from the reaction chamber. In some embodiments, the purge/sweep may be less complete, where only a portion of the first reactant is removed from the reaction chamber. Optimal purge conditions may depend on the desired film characteristics. Unless otherwise stated, a sweep or purge as described herein may be partial, complete or substantially complete. In certain implementations, this purge/sweep may not occur.

[0044] Next, at operation 108, a second reactant is flowed into the reaction chamber. The second reactant is generally an oxygen-containing reactant. The second reactant may flow at a rate between about 10-20 SLM, which corresponds to a flow rate between about 35-71 SLM per square meter of substrate area. The second reactant may flow over a period having a duration between about 0.5-1 second.

[0045] Each of the first and second reactants may also be a mix of reactants. In one example, the second reactant may include both oxygen and nitrous oxide. Where more than one reactant is delivered to the reaction chamber at the same time, the reactants may be mixed prior to delivery (e.g., in a separate mixing vessel), or after delivery (e.g., in the reaction chamber itself).

[0046] At operation 110, a plasma is ignited in the reaction chamber and exposed to the substrate surface. In various embodiments, operations 108 and 110 occur, at least partially (and sometimes wholly) at the same time. In one particular example, the second reactant is provided continuously. In other embodiments, operations 108 and 110 begin at the same time. In some cases, the second reactant may be pre-flowed into the reaction chamber at 108 before plasma ignition occurs at 110. In certain embodiments, the second reactant is flowed into the reaction chamber at 108, then swept/purged from the reaction chamber before plasma ignition occurs at operation 110. In various cases, however, this purge may not occur. The plasma exposure step is also sometimes referred to as a conversion step, and as mentioned, it may overlap with delivery of the second reactant. The plasma exposure step may occur over a duration between about 0.5-1 second, which is relatively short compared to certain disclosed embodiments. The plasma may be generated using RF power in some cases, for example between about 2,000-5,000 Watts total divided among four stations, each having a 300 mm wafer therein. This corresponds to a total RF plasma power between about 0.7-1.8 Watts per square centimeter of substrate area. This RF power is relatively low compared to certain disclosed embodiments. The frequency used to generate the plasma may include a low frequency (LF) component (e.g., about 250-450 kHz) and/or a high frequency (HF) component (e.g., about 13.56 MHz or about 27 MHz). In various cases only HF frequency is used.

[0047] Next, the plasma is extinguished and the reaction chamber is purged at operation 112. As mentioned with respect to the purge at operation 106, this may include sweeping and/or pumping down the reaction chamber. Where a sweep is used, the chamber may be swept with a non-reactive gas such as Ar or N₂, which may flow at a rate between about 20-40 SLM, which corresponds to a flow rate between about 70-140 SLM per square meter of substrate area. The purge may have a duration between about 0.1-0.5 seconds in some cases. In certain cases this sweep/purge is not performed. Operations 104-112 may deposit a film having a thickness defined by the precursor adsorption characteristics (e.g., a monolayer or less of deposited material).

[0048] Next, at operation 114, the film thickness is monitored. If the film is sufficiently thick, the method 100 ceases and the substrate is ready for further processing. If the film is not yet sufficiently thick, the method 100 continues by repeating from operation 104. Additional iterations may then be performed to build the film to a desired thickness.

[0049] Where a multi-station reaction chamber is used, the substrate may travel through the different stations during deposition. The use of a multi-station reaction chamber is beneficial because it can help promote a high throughput and minimize costs. For instance, plasma generation equipment and plumbing lines can be shared between the multiple stations. Further, where multi-station reaction chambers are used, fewer pieces of processing equipment are required to achieve the same throughput, as each chamber can simultaneously process a number of substrates. Another advantage to multi-station reactors is that spatial non-uniformities can be minimized. Each station has certain non-uniformities that can affect the deposition results. Where a multi-station reaction chamber is used, the substrate may cycle through the different stations, and the non-uniformities from each station are balanced/minimized by the remaining stations. This cycling significantly helps improve wafer-to-wafer uniformity.

[0050] The multi-station reaction chamber may have two or more stations. In these or other cases, the reaction chamber may have about sixteen stations or less, for example about eight stations or less. In a particular example, four stations are used. A different substrate may be present at each station. The ALD cycles may be broken into phases, where the substrates transfer to a new station between each set of phases. Each phase includes a number of individual ALD cycles. In one example, about 2000 ALD cycles are performed on four different stations. The first 500 cycles may be performed in the first station, the next 500 cycles in the second station, the next 500 cycles in the third station, and the remaining 500 cycles may be performed in the fourth station, when considering a single substrate. Additional numbers of shorter phases may be used as well (e.g., 100 cycles in each phase/station). In this case the substrate may cycle through each station a number of times (e.g., at 2000 cycles total over four stations at 100 cycles per phase, each substrate will go through each station five times).

[0051] As indicated, the plasma characteristics can have a substantial effect on the deposited film. In many embodiments, the plasma is a capacitively coupled plasma. However, other types of plasma may also be used, for example inductively coupled plasmas. Various types of plasma generators may be used including RF, DC and microwave plasma generators. The plasma may be either a direct plasma (i.e., a plasma generated in the reaction chamber), or a remotely-generated plasma. FIG. 1B and the related description relates to an ALD process using a baseline process window. This process window utilizes a relatively low temperature, low RF power, and/or low RF time compared to certain disclosed embodiments.

[0052] FIG. 1C presents a timing diagram illustrating certain operations in an ALD process such as the one depicted in FIG. 1B. In particular, FIG. 1C shows the flow of precursor (e.g., a first reactant such as a silicon-containing reactant), the flow of reactant gases (e.g., a second reactant such as an oxygen-containing reactant), the RF plasma activation, and the pressure in the chamber. Multiple phases are shown including a precursor dose phase, a purge phase, a conversion phase, and a post-RF purge phase. The portion included in the dotted line box represents a single ALD cycle. In this example, delivery of the reactant gas occurs simultaneously with activation of RF.

[0053] For context, some embodiments are described with reference to a “baseline process”, which generally follows the process and conditions presented for FIGS. 1B and 1C. In such a baseline process, the first and second reactants are delivered to a four station reactor (e.g., a Vector® Extreme or Vector® Express reactor from Lam Research, Inc. of Fremont, Calif.), where they are reacted to produce silicon oxide films on 300 mm wafers. As explained, the disclosed embodiments are not limited to 300 mm wafers, and it will be understood by those of skill in the art that process conditions will have to be scaled from those stated for 300 mm wafers when wafers of other sizes are used.

[0054] In the baseline process, the wafer temperature is about 400° C. The pressure employed in the baseline process is about 5-6 Torr. The first reactant (silicon-containing reactant) is delivered at a flow rate of about 1-2 mL/min in Ar or N₂carrier gas at about 5-10 SLM, and for a duration of 0.2-1 seconds. The flow of the first reactant is measured based on the pre-vaporization volume of the reactant. The second reactant is an oxidant such as oxygen and/or nitrous oxide, which is delivered at a flow rate of about 10-20 SLM, and for a duration of 0.5-1 seconds. Further, during the conversion phase of the baseline process, high frequency RF power is provided to generate the plasma at 13.56 MHz and about 5000 Watts. The plasma is left on for a duration of 0.5-1 seconds.

[0055] Disclosed improvements on the baseline process include (a) increasing the deposition temperature during at least the conversion phase, (b) increasing the exposure time during the conversion phase, and/or (c) increasing the plasma power during the conversion phase. Processes falling within the scope of these improvements do not require the exact baseline conditions described above. For example, they may be practiced using alternative first and second reactants, with a range of pressures (e.g., about 0.1-20 Torr), and/or within a range of RF frequencies (e.g., about 1-50 MHz). The above ranges are provided for a 4-station PECVD chamber equipped for depositing films on 300 mm silicon wafers. The flow rates and powers may have to be scaled as appropriate for reactors of other sizes. Other variations on the baseline process are disclosed below with reference to FIG. 2A, for example.

[0056] FIG. 2A presents a flowchart for a method 200 of depositing a layer of material on a semiconductor substrate according to certain embodiments disclosed herein. As compared to the method 100 of FIG. 1B and the above baseline process, the method 200 of FIG. 2A utilizes a hotter substrate temperature, higher (HF) RF power, and a longer RF exposure time. Further, the method 200 of FIG. 2A utilizes an additional periodic plasma treatment step described further below.

[0057] The method 200 begins at operation 202, where a substrate is received into a reaction chamber. As mentioned, the reaction chamber may have a single station or a plurality of stations. The substrate will frequently be patterned to have a number of recessed features therein. In other cases the substrate may be unpatterned/flat. The substrate may be maintained at a temperature between about 435-550° C., for example between about 450-550° C., or between about 500-550° C. This substrate temperature is relatively hot compared to baseline methods. The reaction chamber may be maintained at a pressure between about 2-7 Torr.

[0058] At operation 204, a dose of a first reactant is flowed into the reaction chamber. The first reactant may be introduced at a rate between about 1-2 mL/min (based on the pre-vaporization volume of the reactant, assuming a single 300 mm diameter wafer). This corresponds to a flow rate between about 3.5-7.1 mL/min per square meter of substrate area. The first reactant may be introduced along with an inert carrier gas such as Ar or N₂. The flow rate of the carrier gas may be between about 5-10 SLM, which corresponds to a flow rate between about 17-36 SLM per square meter of substrate area. The duration over which the first reactant is introduced into the chamber may be less than about 1 second, for example between about 0.2-1 second. The first reactant is typically a silicon-containing reactant, which adsorbs onto the surface of the substrate.

[0059] Next, the reaction chamber is purged at operation 206. In some embodiments, the purge includes sweeping the reaction chamber with a non-reactive gas, for example Ar or N₂. As in the baseline method, the non-reactive gas may be delivered in a burst push, for example between about 20-40 SLM, which corresponds to about 70-140 SLM per square meter of substrate area. Alternatively or in addition, the purge may include evacuating the reaction chamber by performing a pump down. In this case, the pressure in the reaction chamber is significantly lower during the pump down than during reactant delivery, for example. The purge may have a duration between about 0.2-1 seconds.

[0060] Next, at operation 208, a second reactant is flowed into the reaction chamber. The second reactant is typically an oxygen-containing reactant. The second reactant may flow at a rate between about 10-20 SLM, which corresponds to a flow rate between about 35-71 SLM per square meter of substrate area. The second reactant may flow over a period having a duration between about 0.5-1 second. As mentioned with respect to the baseline method, each of the first and second reactants may also be a mix of reactants.

[0061] At operation 210, a plasma is ignited in the reaction chamber and exposed to the substrate surface. In various embodiments, operations 208 and 210 occur, at least partially (and sometimes wholly) at the same time. Operations 208 and 210 may begin at the same time, or at different times. In some cases, the second reactant may be pre-flowed into the reaction chamber at 208 before plasma ignition occurs at 210. The plasma exposure step may occur over a duration between about 2-5 seconds, which is relatively long compared to the baseline methods. The plasma may be generated using RF power in some cases, for example between about 6,000-10,000 Watts total divided among four stations, each having a 300 mm wafer therein. This corresponds to a total RF plasma power between about 2.1-3.6 Watts per square centimeter of substrate area. This RF power is relatively high compared to certain disclosed embodiments. In various embodiments, the RF power used to generate the plasma includes only HF frequencies (e.g., 13.56 MHz or 27 MHz). In certain cases, the RF power is provided at about 13.56 MHz, without any other frequencies.

[0062] Next, the plasma is extinguished and the reaction chamber is purged at operation 212. As mentioned with respect to the purge at operation 206, this may include sweeping and/or pumping down the reaction chamber. Where a sweep is used, the chamber may be swept with a non-reactive gas such as Ar or N₂, which may flow at a rate between about 20-40 SLM, which corresponds to a flow rate between about 70-140 SLM per square meter of substrate area. The purge may have a duration between about 0.1-0.5 seconds in some cases. In certain cases this sweep/purge may be optional, though the use of a post-plasma purge may help promote formation of high quality film. Operations 204-212 generally result in the deposition of a monolayer of material (or a saturated layer as determined by thermodynamics), though in certain embodiments, less than a monolayer of material may be deposited.

[0063] After the plasma is extinguished, an optional additional plasma treatment may be performed at operation 213. The plasma treatment may be undertaken to help promote complete oxidation and/or further densify the film. The plasma treatment may have the effect of eliminating dangling bonds (e.g., Si—H bonds) present on the film surface. As shown in the Experimental section, below, the plasma treatments promote formation of film having a lower wet etch rate, which correlates with higher quality film.

[0064] The plasma treatment is performed periodically. In certain cases, the additional plasma treatment is performed during each ALD cycle. However, this approach lengthens processing times and therefore lowers throughput. In certain implementations, a single plasma treatment can affect multiple layers of deposited material, so intermittent/periodic plasma treatments performed less frequently are sufficient. In some cases, the plasma treatment occurs once per every 5 or more cycles, for example once per every 10 or more cycles. In these or other cases, the plasma treatment may occur once per every 100 or less cycles, for example once per every 50 or less cycles. In a particular example the additional plasma treatment occurs about once per every 50 ALD cycles.

[0065] The gas used to generate the treatment plasma may be referred to as the treatment plasma generation gas. The treatment plasma generation gas may include oxygen, helium, and/or argon in some cases. In one example, substantially pure oxygen or substantially pure helium is used. In another example, a mixture of oxygen and argon is used. In this case, the relative volumetric flows of oxygen:argon may be between about 0.5:1 and 2:1. The flow rate of the treatment plasma generation gas may be between about 5-20 SLM, which corresponds to about 17-71 SLM per square meter of substrate area. The reaction chamber may be maintained at a pressure between about 2-6 Torr during the plasma treatment. Where the treatment plasma is generated through RF, the RF power may be between about 1,000-5,000 Watts total divided among four stations having 300 mm wafers. This corresponds to an RF power of about 0.3-1.8 Watts per square centimeter of substrate area. The frequency used to generate the plasma may include both LF and HF components. In certain cases the frequency may include only LF or only HF components.

[0066] The plasma treatment step occurs between ALD cycles. After the plasma is extinguished, the chamber may be purged (e.g., through a sweep and/or pump down) to push out any unwanted gas. This purge may be referred to as a pre-plasma treatment purge. The pre-plasma treatment purge may have a duration between about 5-30 seconds, for example about 20 seconds. Next, a line charge may be performed for a short period, between about 1-10 seconds (e.g., 3 seconds) to prime a gas delivery line with the treatment plasma generation gas. This may be done to stabilize the flow of the treatment plasma generation gas. After the line charge, a treatment plasma is ignited in the reaction chamber and the substrate is exposed to the treatment plasma for a duration between about 10-100 seconds, for example between about 15-60 seconds, or between about 20-35 seconds. In some embodiments, this additional periodic plasma treatment at operation 213 is omitted.

[0067] Next, at operation 214, the film thickness is monitored. If the film is sufficiently thick, the method 200 ceases and the substrate is ready for further processing. If the film is not yet sufficiently thick, the method 200 continues by repeating from operation 204. Additional iterations may then be performed to build the film to a desired thickness.

[0068] Where a multi-station reaction chamber is used, the substrates may travel through the different stations as described above.

[0069] The relatively high temperature, high RF power, long RF exposure duration, and periodic plasma treatments help promote formation of a dense, high quality film having a low wet etch rate and good electrical properties. For example, the wet etch rate of silicon oxide (in 300:1 BOE) may be between about 0.2-0.5 Å/second, for example between about 0.2-0.4 Å/second in some cases.

[0070] Films deposited according to the disclosed embodiments may have a dielectric constant between about 3.8-4.0. The film may have a BDV between about −7.6 and −12.7 MC/cm. The film may have a V_fbbetween about −4.7 and −10.4 V. The film may have a leakage of less than about 7.6E-10 at 1 MV/cm², and/or a leakage of less than about 3.9E-10 at 2 MV/cm². These properties may be the average properties, for instance averaged over three points on the wafer (near the edge, at the center, and at a point mid-way between the center and edge). In some cases the film may have a V_fbthat varies by no more than about 1.3 V, for example by no more than about 1.3 V across the wafer.

[0071] As noted above, the first reactant is often a silicon-containing reactant and the second reactant (sometimes referred to as an auxiliary reactant) is often an oxygen-containing reactant.

[0072] Example silicon-containing reactants include, but are not limited to, silanes, halosilanes, and aminosilanes. A silane contains hydrogen and/or carbon groups, but does not contain a halogen. Examples of silanes are silane (SiH₄), disilane (Si₂H₆), and organo silanes such as methylsilane, ethylsilane, isopropylsilane, t-butylsilane, dimethylsilane, diethylsilane, di-t-butylsilane, allylsilane, sec-butylsilane, thexylsilane, isoamylsilane, t-butyldisilane, di-t-butyldisilane, tetra-ethyl-ortho-silicate (also known as tetra-ethoxy-silane or TEOS) and the like. A halosilane contains at least one halogen group and may or may not contain hydrogens and/or carbon groups. Examples of halosilanes are iodosilanes, bromosilanes, chlorosilanes and fluorosilanes. Although halosilanes, particularly fluorosilanes, may form reactive halide species that can etch silicon materials, in certain embodiments described herein, the silicon-containing reactant is not present when a plasma is struck. Specific chlorosilanes are tetrachlorosilane (SiCl₄), trichlorosilane (HSiCl₃), dichlorosilane (H₂SiCl₂), monochlorosilane (ClSiH₃), chloroallylsilane, chloromethylsilane, dichloromethylsilane, chlorodimethylsilane, chloroethylsilane, t-butylchlorosilane, di-t-butylchlorosilane, chloroisopropylsilane, chloro-sec-butylsilane, t-butyldimethylchlorosilane, thexyldimethylchlorosilane, and the like. An aminosilane includes at least one nitrogen atom bonded to a silicon atom, but may also contain hydrogens, oxygens, halogens and carbons. Examples of aminosilanes are mono-, di-, tri- and tetra-aminosilane (H₃Si(NH₂)₄, H₂Si(NH₂)₂, HSi(NH₂)₃and Si(NH₂)₄, respectively), as well as substituted mono-, di-, tri- and tetra-aminosilanes, for example, t-butylaminosilane, methylaminosilane, tert-butylsilanamine, bis(tertiarybutylamino)silane (SiH₂(NHC(CH₃)₃)₂(BTBAS), tert-butyl silylcarbamate, SiH(CH₃)—(N(CH₃)₂)₂, SiHCl—(N(CH₃)₂)₂, (Si(CH₃)₂NH)₃and the like. A further example of an aminosilane is trisilylamine (N(SiH₃)₃). The silicon-containing reactant may also be a mixture of two or more of such reactants.

[0073] Examples of oxygen-containing reactants include oxygen, ozone, nitrous oxide, nitric oxide, nitrogen dioxide, carbon monoxide, carbon dioxide, sulfur monoxide, sulfur dioxide, water, oxygen-containing hydrocarbons (C_xH_yO_z), etc. The oxygen-containing reactant may also be a mixture of any two or more of such reactants.

[0074] Other precursors, such as will be apparent to or readily discernible by those skilled in the art given the teachings provided herein, may also be used. The disclosed process window may be used to achieve a high quality, high density layer of silicon oxide film.

[0075] In some embodiments, the additional plasma treatment and/or the disclosed process window (using high power RF for relatively long plasma exposures, performed at relatively high temperatures), may produce certain adverse effects on the film. As compared to the conventional/baseline method, the film formed through the disclosed methods may suffer from somewhat high within-wafer non-uniformity. Further, the disclosed process window and related additional plasma treatment may reduce throughput due to the longer RF plasma exposure durations used during the conversion step and the time it takes to perform the additional plasma treatments.

[0076] These issues may be addressed by forming a “bilayer” in certain embodiments. The bilayer approach allows for formation of a high quality interface with underlying layers while maximizing within-wafer uniformity and throughput. In other words, the bilayer approach may be used to address certain drawbacks related to the disclosed process window, such that high throughput and high uniformity are maintained despite the relatively harsh processing conditions used to deposit a portion of the bilayer.

[0077] Where a bilayer approach is used, a bottom layer may be deposited according to the disclosed techniques utilizing one or more (or all) of a high temperature, high plasma power, long plasma exposure duration, and additional plasma treatments, as described with relation to FIG. 2A. The bottom layer forms a high quality interface with the underlying layer, and may be used as a dielectric isolation layer (e.g., in deep trench and other contexts). The bottom layer film typically has very good electrical qualities such as breakdown voltage, flat band voltage, dielectric constant, and leakage. Example electrical properties that may be obtained in the bottom layer are provided above. The upper layer of the bilayer may be deposited according to conventional processing methods, for example using the baseline process described with relation to FIG. 1B. The upper layer helps improve within-wafer uniformity because the baseline process typically provides better uniformity than the process of FIG. 2A. The upper layer of the bilayer may be used to completely fill a gap that is lined by the bottom layer of the bilayer. This bilayer approach improves throughput because only a portion of the overall bilayer is deposited according to the disclosed scheme that involves longer RF times and optional additional plasma treatments. The high quality bottom layer may occupy between about 5-25%, for example between about 10-20%, of the total thickness of the bilayer. The bilayer may have a total thickness between about 700-1000 Å in some embodiments (e.g., in the context of forming a 3D-NAND structure or TSV structure).

[0078] FIG. 2B provides a flowchart for a method of depositing a bilayer film on a substrate. A bottom layer of the bilayer may be deposited according to the disclosed techniques described above (e.g., utilizing one or more of high substrate temperature, high RF power, long RF exposure duration, and additional plasma treatments), and a top layer of the bilayer may be deposited according to the baseline techniques described above (e.g., using one or more of a relatively lower substrate temperature, lower RF power, shorter RF exposure duration, with or without additional plasma treatments).

[0079] The method 250 begins at operation 252, where a bottom layer of film is deposited using a first set of ALD reaction conditions designed to create a high quality, dense film having a low wet etch rate. The reaction may proceed according to the method 200 of FIG. 2A, for example. Generally speaking, the bottom layer of the bilayer may be formed using (1) a relatively high temperature (e.g., between about 435-550° C., or between about 450-550° C., or between about 500-550° C.), and/or (2) a relatively high RF power (e.g., between about 6,000-10,000 Watts total among four stations, corresponding to 2.1-3.6 Watts per square centimeter of substrate area), and/or (3) a relatively long RF exposure duration (e.g., between about 2-5 seconds per cycle), and/or (4) additional periodic plasma treatments as described herein.

[0080] The method 250 continues at operation 254, where a top layer of film is deposited using a second set of ALD reaction conditions designed to create a highly uniform film at a relatively higher throughput compared to the bottom layer of the bilayer. This portion of the deposition may proceed according to the method 100 of FIG. 1B, for example. As compared to the bottom layer, the top layer may be formed using (1) a relatively low temperature (e.g., below about 400° C., for example between about 50-400° C., or between about 300-400° C.), and/or (2) a relatively low RF power (e.g., between about 2,000-5,000 Watts divided among four stations, corresponding to about 0.7-1.8 Watts per square centimeter of substrate area), and/or (3) a relatively short RF exposure duration (e.g., between about 0.5-1 second). Additional plasma treatments, as described with relation to operation 213 of FIG. 2A, may or may not be performed during formation of the top layer of the bilayer. In some cases the plasma treatments are omitted to help maximize throughput. In other cases the plasma treatments may be used to help ensure desired electrical or other properties in the final bilayer. The top layer of film may occupy between about 75-95% of the total thickness of the bilayer, for example between about 80-90% of the total thickness.

[0081] It is expected that the disclosed embodiments will be beneficial in achieving uniform film quality in recessed features. However, the methods may also be used to deposit films on other types of substrates (e.g., flat substrates, or substrates having protruding features). The need for the improved sidewall quality and overall film uniformity may not be as great in the context of these types of non-recessed substrates.

[0082] In some embodiments, the substrate includes one or more recessed features having aspect ratios of about 10:1 or higher. In these or other cases, the aspect ratio of the feature may be about 30:1 or lower, for example about 25:1 or lower, or about 20:1 or lower. This ratio is defined as the depth:width of the recessed feature. In other cases, the aspect ratio of the features may be higher or lower than the disclosed values. Features having aspect ratios between about 10:1 and 20:1 are expected to see the greatest benefit from the disclosed embodiments, though even flat wafers may benefit as well. In some cases the width of the recessed feature may be between about 2-100 μm, for example between about 5-50 μm, or between about 5-20 μm.

[0083] The film formed according to the disclosed embodiments may have an average wet etch rate relative to thermally grown silicon oxide between about 1.2-1.6, for example between about 1.24-1.59 in some cases. Where the film is formed in a trench or other recessed feature, the average wet etch rate is calculated as the average of the wet etch rates at the top, top corner, middle portion of the sidewall, and bottom of the feature (i.e., these four WERs are averaged together). The middle portion of the sidewall may have a wet etch rate relative to thermally grown silicon oxide between about 1.1-1.5, for example between about 1.14-1.46 in some cases. The ratio between the WER at the middle portion of the sidewall of the feature and the WER at the top of the feature (WER_sidewall/WER_top) may be between about 1.05-1.1, for example between about 1.06-1.09 in some cases. In other cases, this ratio (WER_sidewall/WER_top) is below about 1, for example between about 0.9-1, or between about 0.9-0.95. After etching (e.g., in 300:1 BOE, 150 seconds), the top portion of the feature may have at least about 77% remaining, the top corner of the feature may have at least about 43% remaining, the middle portion of the sidewall may have at least about 78% remaining, and/or the bottom portion of the feature may have at least about 84% remaining, when considering the remaining film thickness compared to the initial film thickness.

Apparatus

[0084] A suitable apparatus for performing the disclosed methods typically includes hardware for accomplishing the process operations and a system controller having instructions for controlling process operations in accordance with the present embodiments. For example, in some embodiments, the hardware may include one or more PEALD process stations included in a process tool having a controller.

[0085] FIG. 3 provides a block diagram of an example apparatus that may be used to practice the disclosed embodiments. As shown, a reactor 300 includes a process chamber 324, which encloses other components of the reactor and serves to contain the plasma generated by, e.g., a capacitor type system including a showerhead 314 working in conjunction with a grounded heater block 320. A high-frequency RF generator 304, connected to a matching network 306, and a low-frequency RF generator 302 are connected to showerhead 314. The power and frequency supplied by matching network 306 is sufficient to generate a plasma from the process gas. In one implementation of the present invention both the HFRF generator and the LFRF generator are used. In a typical process, the high frequency RF component is generally between about 2-60 MHz; in a preferred embodiment, the HF component is about 13.56 MHz or 27 MHz. The low frequency LF component is generally between about 250-400 kHz; in a particular embodiment, the LF component is about 350 kHz.

[0086] Within the reactor, a wafer pedestal 318 supports a substrate 316. The pedestal typically includes a chuck, a fork, and/or lift pins to hold and transfer the substrate during and between the deposition and/or plasma treatment reactions. The chuck may be an electrostatic chuck, a mechanical chuck or various other types of chuck as are available for use in the industry and/or research.

[0087] The process gases are introduced via inlet 312. Multiple source gas lines 310 are connected to manifold 308. The gases may be premixed or not. Appropriate valving and mass flow control mechanisms are employed to ensure that the correct gases are delivered during the deposition and plasma treatment phases of the process. In the case that the chemical precursor(s) are delivered in liquid form, liquid flow control mechanisms are employed. The liquid is then vaporized and mixed with other process gases during its transportation in a manifold heated above its vaporization point before reaching the deposition chamber.

[0088] Process gases exit chamber 300 via an outlet 322. A vacuum pump 326 (e.g., a one or two stage mechanical dry pump and/or a turbomolecular pump) typically draws process gases out and maintains a suitably low pressure within the reactor by a close loop controlled flow restriction device, such as a throttle valve or a pendulum valve.

[0089] The invention may be implemented on a multi-station or single station tool. In specific embodiments, the 300 mm Novellus Vector™ tool having a 4-station deposition scheme or the 200 mm Sequel™ tool having a 6-station deposition scheme are used. The embodiments may also be practiced on apparatus designed to process 450 mm substrates or other sized substrates. It is possible to index the wafers after every deposition and/or post-deposition plasma treatment until all the required depositions and treatments are completed, or multiple depositions and treatments can be conducted at a single station before indexing the wafer. It has been shown that film stress is the same in either case. However, conducting multiple depositions/treatments on one station is substantially faster than indexing following each deposition and/or treatment.

[0090] FIG. 4 shows a schematic view of an embodiment of a multi-station processing tool 2400 with an inbound load lock 2402 and an outbound load lock 2404, either or both of which may comprise a remote plasma source. A robot 2406, at atmospheric pressure, is configured to move wafers from a cassette loaded through a pod 2408 into inbound load lock 2402 via an atmospheric port 2410. A wafer is placed by the robot 2406 on a pedestal 2412 in the inbound load lock 2402, the atmospheric port 2410 is closed, and the load lock is pumped down. Where the inbound load lock 2402 comprises a remote plasma source, the wafer may be exposed to a remote plasma treatment in the load lock prior to being introduced into a processing chamber 2414. Further, the wafer also may be heated in the inbound load lock 2402 as well, for example, to remove moisture and adsorbed gases. Next, a chamber transport port 2416 to processing chamber 2414 is opened, and another robot (not shown) places the wafer into the reactor on a pedestal of a first station shown in the reactor for processing. While the embodiment depicted in FIG. 4 includes load locks, it will be appreciated that, in some embodiments, direct entry of a wafer into a process station may be provided.

[0091] The depicted processing chamber 2414 comprises four process stations, numbered from 1 to 4 in the embodiment shown in FIG. 4. Each station has a heated pedestal (shown at 2418 for station 1), and gas line inlets. It will be appreciated that in some embodiments, each process station may have different or multiple purposes. While the depicted processing chamber 2414 comprises four stations, it will be understood that a processing chamber according to the present disclosure may have any suitable number of stations. For example, in some embodiments, a processing chamber may have five or more stations, while in other embodiments a processing chamber may have three or fewer stations.

[0092] FIG. 4 also depicts an embodiment of a wafer handling system 2490 for transferring wafers within processing chamber 2414. In some embodiments, wafer handling system 2490 may transfer wafers between various process stations and/or between a process station and a load lock. It will be appreciated that any suitable wafer handling system may be employed. Non-limiting examples include wafer carousels and wafer handling robots. FIG. 4 also depicts an embodiment of a system controller 2450 employed to control process conditions and hardware states of process tool 2400. System controller 2450 may include one or more memory devices 2456, one or more mass storage devices 2454, and one or more processors 2452. Processor 2452 may include a CPU or computer, analog and/or digital input/output connections, stepper motor controller boards, etc.

[0093] In some embodiments, system controller 2450 controls all of the activities of process tool 2400. System controller 2450 executes system control software 2458 stored in mass storage device 2454, loaded into memory device 2456, and executed on processor 2452. System control software 2458 may include instructions for controlling the timing, mixture of gases, chamber and/or station pressure, chamber and/or station temperature, purge conditions and timing, wafer temperature, RF power levels, RF frequencies, substrate, pedestal, chuck and/or susceptor position, and other parameters of a particular process performed by process tool 2400. System control software 2458 may be configured in any suitable way. For example, various process tool component subroutines or control objects may be written to control operation of the process tool components necessary to carry out various process tool processes in accordance with the disclosed methods. System control software 2458 may be coded in any suitable computer readable programming language.

[0094] In some embodiments, system control software 2458 may include input/output control (IOC) sequencing instructions for controlling the various parameters described above. For example, each phase of a PEALD process may include one or more instructions for execution by system controller 2450. The instructions for setting process conditions for a PEALD process phase may be included in a corresponding PEALD recipe phase. In some embodiments, the PEALD recipe phases may be sequentially arranged, so that all instructions for a PEALD process phase are executed concurrently with that process phase.

[0095] Other computer software and/or programs stored on mass storage device 2454 and/or memory device 2456 associated with system controller 2450 may be employed in some embodiments. Examples of programs or sections of programs for this purpose include a substrate positioning program, a process gas control program, a pressure control program, a heater control program, and a plasma control program.

[0096] A substrate positioning program may include program code for process tool components that are used to load the substrate onto pedestal 2418 and to control the spacing between the substrate and other parts of process tool 2400.

[0097] A process gas control program may include code for controlling gas composition and flow rates and optionally for flowing gas into one or more process stations prior to deposition in order to stabilize the pressure in the process station. A pressure control program may include code for controlling the pressure in the process station by regulating, for example, a throttle valve in the exhaust system of the process station, a gas flow into the process station, etc.

[0098] A heater control program may include code for controlling the current to a heating unit that is used to heat the substrate. Alternatively, the heater control program may control delivery of a heat transfer gas (such as helium) to the substrate. The heater control program may include instructions to maintain the temperature of the substrate within any of the disclosed ranges.

[0099] A plasma control program may include code for setting RF power levels and frequencies applied to the process electrodes in one or more process stations, for example using any of the RF power levels disclosed herein. The plasma control program may also include code for controlling the duration of each plasma exposure as disclosed above.

[0100] In some embodiments, there may be a user interface associated with system controller 2450. The user interface may include a display screen, graphical software displays of the apparatus and/or process conditions, and user input devices such as pointing devices, keyboards, touch screens, microphones, etc.

[0101] In some embodiments, parameters adjusted by system controller 2450 may relate to process conditions. Non-limiting examples include process gas composition and flow rates, temperature, pressure, plasma conditions (such as RF power levels, frequency, and exposure time), etc. These parameters may be provided to the user in the form of a recipe, which may be entered utilizing the user interface.

[0102] Signals for monitoring the process may be provided by analog and/or digital input connections of system controller 2450 from various process tool sensors. The signals for controlling the process may be output on the analog and digital output connections of process tool 2400. Non-limiting examples of process tool sensors that may be monitored include mass flow controllers, pressure sensors (such as manometers), thermocouples, etc. Appropriately programmed feedback and control algorithms may be used with data from these sensors to maintain process conditions.

[0103] System controller 2450 may provide program instructions for implementing the above-described deposition processes. The program instructions may control a variety of process parameters, such as DC power level, RF power level, RF frequency, RF plasma exposure duration, pressure, temperature, etc. The instructions may control the parameters to operate in-situ deposition of film stacks according to various embodiments described herein.

[0104] The various hardware and method embodiments described above may be used in conjunction with lithographic patterning tools or processes, for example, for the fabrication or manufacture of semiconductor devices, displays, LEDs, photovoltaic panels and the like. Typically, though not necessarily, such tools/processes will be used or conducted together in a common fabrication facility.

[0105] Lithographic patterning of a film typically comprises some or all of the following steps, each step enabled with a number of possible tools: (1) application of photoresist on a workpiece, e.g., a substrate having a silicon nitride film formed thereon, using a spin-on or spray-on tool; (2) curing of photoresist using a hot plate or furnace or other suitable curing tool; (3) exposing the photoresist to visible or UV or x-ray light with a tool such as a wafer stepper; (4) developing the resist so as to selectively remove resist and thereby pattern it using a tool such as a wet bench or a spray developer; (5) transferring the resist pattern into an underlying film or workpiece by using a dry or plasma-assisted etching tool; and (6) removing the resist using a tool such as an RF or microwave plasma resist stripper. In some embodiments, an ashable hard mask layer (such as an amorphous carbon layer) and another suitable hard mask (such as an antireflective layer) may be deposited prior to applying the photoresist.

[0106] It is to be understood that the configurations and/or approaches described herein are exemplary in nature, and that these specific embodiments or examples are not to be considered in a limiting sense, because numerous variations are possible. The specific routines or methods described herein may represent one or more of any number of processing strategies. As such, various acts illustrated may be performed in the sequence illustrated, in other sequences, in parallel, or in some cases omitted. Likewise, the order of the above described processes may be changed.

[0107] The subject matter of the present disclosure includes all novel and nonobvious combinations and sub-combinations of the various processes, systems and configurations, and other features, functions, acts, and/or properties disclosed herein, as well as any and all equivalents thereof.

Experimental

[0108] Experimental results have shown that the disclosed process window may be used to deposit high quality films having low wet etch rates and good electrical properties.

[0109] FIG. 5 shows the wet etch rate (relative to thermally grown silicon oxide) of silicon oxide films deposited at four different substrate temperatures for various sets of deposition conditions. The conditions 1-4 relate to particular RF power levels, RF plasma exposure duration, pressures, and certain flow rates, as shown in Table 1. Other reaction parameters were constant between the different conditions. The conditions are labeled at the top of each bar in the graph for clarity.

[0110]

TABLE 1

	Condition 1	Condition 2	Condition 3	Condition 4


Total RF	5000	6000	6000	6000
Power (W)
RF plasma	0.5	1	1	1
exposure
duration (s)
Pressure (Torr)	6	5	5	5
O2 flow (SLM)	10	10	2	10
Ar flow (SLM)	0	0	8	10

[0111] Not all conditions were tested at each temperature. As shown in the figure, increasing substrate temperature leads to lower wet etch rates in the resulting film. For instance, compared to the baseline conventional process at 400° C., the 435° C. cases show about a 4% reduction to the wet etch rate, the 460° C. cases show about an 8% reduction to the wet etch rate, and the 495° C. case shows about a 13% reduction to the wet etch rate. This correlation suggests that higher substrate temperatures may result in higher quality films.

[0112] FIG. 6 shows a graph illustrating the wet etch rate of silicon oxide film (relative to thermally grown silicon oxide) for different durations of RF plasma exposure. Longer RF plasma exposure durations result in lower wet etch rates. Further, the films deposited at longer RF exposure durations showed less compressive stress. One drawback to longer RF exposure is increased non-uniformity in terms of film thickness (both within-wafer and wafer-to-wafer non-uniformity). In particular, longer RF exposure durations resulted in film profiles having thicker and more tilted edges.

[0113] Additional films were formed and tested using the disclosed optional plasma treatments. Each tested plasma treatment was performed once per every 50 ALD cycles, for a duration of about 30 seconds, at a pressure of about 4 Torr, using an RF power of about 2500 Watts divided among four stations, each station having a 300 mm wafer therein. A first plasma treatment involved exposing the substrate to helium plasma. A second plasma treatment involved exposing the substrate to oxygen plasma. A third plasma treatment involved exposing the substrate to an oxygen/argon plasma (oxygen:argon delivered at a 2:1 ratio). The films treated with the plasma treatments show slightly lower compressive stress, and lower wet etch rates. The film treated with the helium plasma also showed a higher refractive index (RI), which indicates a denser film.

[0114] Another film was deposited as a bilayer. The bottom layer the bilayer was about 150 Å thick, deposited at high RF power (6000 W among four stations), long RF exposure (2 seconds), and high temperature (495° C.), with a helium plasma treatment every 50 ALD cycles. The top layer of the bilayer was about 850 Å thick, deposited according to the baseline process window, without additional plasma treatments. The bilayer showed very good results in terms of wet etch rate, electrical properties, and uniformity (wafer-to-wafer and within-wafer). The uniformity in the bilayer case was improved compared to cases where the entire film was deposited according to the disclosed process window.

[0115] Fourier transform infrared spectroscopy (FTIR) was performed on many of the deposited films. For all cases, the films advantageously show no signal relating to OH bonds (which would be found at a wavenumber of about 3000 cm⁻¹). This suggests that the disclosed plasma treatments do not degrade the film. Further, the data show that the signal relating to Si—O—Si bonds (stretching) is enhanced where higher temperatures and/or longer RF exposure times are used. The signal enhancement is evidenced by an increase in absorbance and peak wavenumber. The films that were deposited using the optional plasma treatments were also subjected to FTIR analysis. While the oxygen and oxygen/argon plasma treatments did show an impact on the FTIR results, the helium plasma treatment reduces the Si—O—Si signal.

[0116] Each film was also tested for its electrical properties including breakdown voltage (BDV), flatband voltage (V_fb), dielectric constant (k), and leakage. Each film was tested at three points on the wafer (edge, center, and a point between the edge and center). The electrical properties (BDV, V_fband leakage), as well as the within-wafer uniformity of the electrical properties, improve with higher temperatures and longer RF exposure durations. The oxygen and oxygen/argon plasma treatments improved the leakage and within-wafer electrical uniformity, as evidenced by a tight distribution of V_fbacross the wafer. The oxygen/argon plasma treatment resulted in a film having excellent uniformity of electrical properties. The film formed with periodic helium plasma treatments showed slightly worse electrical properties, with a lower BDV, higher leakage and larger range of V_fbacross the wafer as compared to the other plasma treatments.

[0117] FIG. 7A presents two images of a test wafer 700 having a layer of silicon oxide 702 deposited thereon. The test wafer includes a number of trenches 704 lined by the silicon oxide 702. The top, top corner, sidewall, and bottom locations are noted on the figure. The silicon oxide 702 was deposited according to the baseline process window at 400° C., using a total RF power of 5,000 Watts among four stations, and an RF exposure duration of 0.5 seconds. The image shown in the top panel of FIG. 7A shows the test wafer 700 after the silicon oxide 702 is deposited. The image shown in the bottom panel of FIG. 7A shows the test wafer 700 after the silicon oxide 702 has been exposed to a wet etching process. The etching process involved dipping the test wafer 700 in buffered oxide etch (BOE) solution (300:1 BOE:water) for a period of about 150 seconds.

[0118] Table 2 describes the etching results related to the test wafer 700 shown in FIG. 7A.

[0119]

	TABLE 2

	Top	Top Corner	Sidewall	Bottom


Thickness as	356.7	317.1	377.2	380.1
deposited (Å)
Thickness after	289.5	237.8	277.6	306.6
etching (Å)
Amount etched	67.3	79.4	99.6	73.6
(Å)
Wet etch rate	0.45	0.53	0.66	0.49
(WER) (Å/sec)
Ratio of WER to	100%	118%	148%	109%
WER at feature
top

[0120] The WER at the sidewall was very high compared to the WER at other portions of the film. The top portion of the film showed the lowest wet etch rate, followed by the bottom portion, then the top corner, and finally the sidewall.

[0121] FIG. 7B presents images of test wafer 710 having a layer of silicon oxide 712 deposited thereon. As in FIG. 7A, the test wafer 710 includes trenches 714 that are lined with the silicon oxide 712. The top panel shows the test wafer 710 as-deposited, and the bottom panel shows the test wafer 710 after the wet etching process described above in relation to FIG. 7A. The silicon oxide 712 was deposited according to one embodiment falling in the disclosed process window. In particular, the silicon oxide 712 was deposited at about 495° C., using 6,000 Watts total power divided among four stations, using a 2 second RF exposure time.

[0122] Table 3 describes the etching results related to the test wafer 710 shown in FIG. 7B.

[0123]

	TABLE 3

	Top	Top Corner	Sidewall	Bottom


Thickness as	330.4	127.4	315.8	421.0
deposited (Å)
Thickness after	257.3	54.6	248.5	356.7
etching (Å)
Amount etched	73.1	72.9	67.3	64.3
(Å)
Wet etch rate	0.49	0.49	0.45	0.43
(WER) (Å/sec)
Ratio of WER to	100%	100%	92%	88%
WER at feature
top

[0124] In this example, the wet etch rate was much more uniform at the different portions of the trench 714 compared to the results seen in trench 704 of FIG. 7A. The top corners of the trenches 714 were fairly thin, likely due to sputtering during deposition. Such sputtering and thin corners are not particularly problematic in certain contexts, though in other contexts the corner sputtering should be kept to a minimum. The WER is reduced toward the bottom of the feature. In particular, the top and top corner of the feature show about the same WER, which is higher than the WER at the sidewall, which is higher than the WER at the bottom.

[0125] FIG. 7C presents images of test wafer 720 having a layer of silicon oxide 722 deposited thereon. As in FIG. 7A, the test wafer 720 includes trenches 724 that are lined with the silicon oxide 722. The top panel shows the test wafer 720 as-deposited, and the bottom panel shows the test wafer 720 after the wet etching process described above in relation to FIG. 7A. The silicon oxide 722 was deposited according to one embodiment falling in the disclosed process window. In particular, the silicon oxide 722 was deposited at about 495° C., using 6,000 Watts total power divided among four stations, using a 5 second RF exposure time.

[0126] Table 4 describes the etching results related to the test wafer 720 shown in FIG. 7C.

[0127]

	TABLE 4

	Top	Top Corner	Sidewall	Bottom


Thickness as	350.9	38.4	429.8	558.5
deposited (Å)
Thickness after	298.3	0.0	380.1	520.5
etching (Å)
Amount etched	52.6	>38.4	49.7	38.0
(Å)
Wet etch rate	0.35	—	0.33	0.25
(WER) (Å/sec)
Ratio of WER to	100%	—	94%	72%
WER at feature
top

[0128] As shown in FIG. 7C, the silicon oxide 722 was deposited quite thinly near the top corners of the trench 724. It is believed that strong sputtering occurred during film deposition, both to the silicon oxide and to the underlying silicon nitride. The sidewalls and bottom of the trench 724 are deposited much thicker, suggesting that material sputtered off the top and top corner portions was re-deposited on the sidewall and bottom portions. Because longer RF exposure durations result in increased sputtering, care should be taken to ensure that the RF exposure duration chosen does not over-sputter the film. The optimal RF exposure duration will relate to the particular precursors, flow rates, RF powers, and other factors used during deposition. In this example, the top corner was completely etched during the wet etch process.

[0129] FIG. 7D presents images of test wafer 730 having a layer of silicon oxide 732 deposited thereon. As in FIG. 7A, the test wafer 730 includes trenches 734 that are lined with the silicon oxide 732. The top panel shows the test wafer 730 as-deposited, and the bottom panel shows the test wafer 730 after the wet etching process described above in relation to FIG. 7A. The silicon oxide 732 was deposited according to one embodiment falling in the disclosed process window. In particular, the silicon oxide 732 was deposited at about 495° C., using 6,000 Watts total power divided among four stations, using a 2 second RF exposure time. The silicon oxide 732 was deposited using a helium plasma treatment every 50 ALD cycles.

[0130] Table 5 describes the etching results related to the test wafer 720 shown in FIG. 7C.

[0131]

	TABLE 5

	Top	Top Corner	Sidewall	Bottom


Thickness as	333.3	102.3	315.8	429.8
deposited (Å)
Thickness after	271.9	43.8	259.8	377.2
etching (Å)
Amount etched	61.4	58.5	56.0	52.6
(Å)
Wet etch rate	0.41	0.39	0.37	0.35
(WER) (Å/sec)
Ratio of WER to	100%	95%	91%	86%
WER at feature
top

[0132] In this example, the top corners of the silicon oxide film 732 showed signs of sputtering during deposition, though to a lesser extent than the silicon oxide film 722 of FIG. 7C. The wet etch rate decreases toward the bottom of the feature. The top portion of the trench 734 shows the highest WER, followed by the top corner, then the sidewall, and finally the bottom.

[0133] FIG. 8 summarizes the results shown in FIGS. 7A-7D and Tables 2-5.

Claims

What is claimed is:

1. A method of depositing a silicon oxide film on a surface of a substrate in a single or multi-station reaction chamber, the method comprising:

(a) flowing a silicon-containing reactant in vapor phase into the reaction chamber under conditions allowing the silicon-containing reactant to adsorb onto the surface of the substrate;

(b) after (a), flowing an oxygen-containing reactant in vapor phase into the reaction chamber, and exposing the surface of the substrate to plasma to drive a surface reaction between the silicon-containing reactant and the oxygen-containing reactant to form the silicon oxide film,

wherein flowing the oxygen-containing reactant and exposing the surface of the substrate to plasma occur at least partially at the same time,

wherein a temperature of the substrate is maintained between about 435-550° C. during (a) and (b),

wherein the plasma is generated using a total RF power between about 2.1-3.6 Watts per square centimeter of substrate area, and

wherein the surface of the substrate is exposed to the plasma in (b) for a duration between about 2-5 seconds; and

(d) periodically exposing the surface of the substrate to a plasma treatment comprising:

generating a treatment plasma from a treatment plasma generation gas comprising oxygen and argon, wherein a ratio of oxygen:argon in the treatment plasma generation gas is between about 0.5:1 and 2:1, as measured in SLM, and

exposing the surface of the substrate to the treatment plasma for a duration between about 10-100 seconds to thereby densify the silicon oxide film.

2. The method of claim 1, wherein the silicon oxide film forms in a recessed feature having an aspect ratio of about 10 or higher.

3. The method of claim 2, wherein the recessed feature has a width between about 5-50 μm.

4. The method of claim 3, wherein the recessed feature is a through-silicon-via (TSV).

5. The method of claim 3, wherein the recessed feature forms a portion of a 3D-NAND structure.

6. The method of claim 2, wherein the silicon oxide film exhibits a first wet etch rate at a field region proximate a top opening of the recessed feature, a second wet etch rate at a top corner of the recessed feature, a third wet etch rate at a middle of a sidewall of the recessed feature, and a fourth wet etch rate at a bottom of the recessed feature, wherein the first wet etch rate is equal to or greater than the third wet etch rate.

7. The method of claim 6, wherein the first wet etch rate is equal to or greater than the second wet etch rate, wherein the second wet etch rate is equal to or greater than the third wet etch rate, and wherein the third wet etch rate is equal to or greater than the fourth wet etch rate.

8. The method of claim 6, wherein the first wet etch rate, second wet etch rate, third wet etch rate, and fourth wet etch rate do not differ from one another by more than about 15%.

9. The method of claim 1, further comprising performing a post-reactant purge after the flow of the silicon-containing reactant has ceased, and performing a post-plasma purge after exposing the surface of the substrate to the plasma.

10. The method of claim 9, wherein the silicon-containing reactant is flowed into the reaction chamber for a duration between about 0.2-1 second in (a), wherein the post-reactant purge has a duration between about 0.2-1 second, wherein the oxygen-containing reactant is flowed into the reaction chamber and the surface of the substrate is exposed to plasma for a duration between about 0.5-1 second, and wherein the post-plasma purge has a duration between about 0.1-0.5 seconds.

11. The method of claim 1, wherein the silicon-containing reactant comprises an amino substituted silane, and wherein the oxygen-containing reactant comprises at least one of oxygen, nitrous oxide, ozone, carbon monoxide, nitric oxide, nitrogen dioxide, sulfur oxide, sulfur dioxide, an oxygen-containing hydrocarbon, water, and mixtures thereof.

12. The method of claim 11, wherein the amino substituted silane comprises BTBAS.

13. The method of claim 12, wherein a pressure in the reaction chamber is maintained between about 2-6 Torr during (a) and (b).

14. The method of claim 1, wherein the silicon oxide film has a breakdown voltage between about −7.6 and -12.7 MC/cm.

15. The method of claim 1, wherein the silicon oxide film exhibits a flatband voltage that does not differ by more than about 1.3 V across the substrate.

16. The method of claim 1, wherein the plasma generation gas comprises helium.

17. The method of claim 1, wherein the plasma generation gas flows at a rate between about 5-20 SLM, and wherein a pressure in the reaction chamber is maintained between about 2-6 Torr when the surface of the substrate is exposed to the treatment plasma.

18. The method of claim 1, wherein the treatment plasma is generated using a total RF power between about 0.3-1.8 Watts per square centimeter of substrate area.

19. The method of claim 1, further comprising:

(d) after (c), flowing a second silicon-containing reactant in vapor phase into the reaction chamber under conditions allowing the second silicon-containing reactant to adsorb onto the surface of the substrate;

(e) after (d), flowing a second oxygen-containing reactant in vapor phase into the reaction chamber, and exposing the surface of the substrate to a second plasma to drive a surface reaction between the second silicon-containing reactant and the second oxygen-containing reactant to form a secondary silicon oxide film,

wherein flowing the second oxygen-containing reactant and exposing the surface of the substrate to the second plasma occur at least partially at the same time,

wherein a temperature of the substrate is maintained below about 400° C. during (d) and (e),

wherein the second plasma is generated using a total RF power between about 0.7-1.8 Watts per square centimeter of substrate area, the RF power being provided only at high frequency RF,

wherein the surface of the substrate is exposed to the second plasma in (e) for a duration between about 0.5-1 second; and

(f) repeating (d) and (e) until the secondary silicon oxide film reaches a second target thickness.

20. A method of forming a silicon oxide bilayer on a semiconductor substrate, the method comprising:

(a) forming a first layer of silicon oxide on the substrate at a first temperature through a first atomic layer deposition reaction involving a first plasma generated at a first RF power and periodically exposed to the substrate for a first duration, and periodically exposing the substrate to a plasma treatment comprising:

exposing the substrate to the treatment plasma for a duration between about 10-100 seconds to thereby densify the first layer of silicon oxide; and

(b) forming a second layer of silicon oxide on the first layer of silicon oxide at a second temperature through a second atomic layer deposition reaction, the first layer of silicon oxide and second layer of silicon oxide together forming the silicon oxide bilayer, wherein formation of the second layer of silicon oxide involves a second plasma generated at a second RF power and periodically exposed to the substrate for a second duration, wherein the first temperature is higher than the second temperature, wherein the first RF power is greater than the second RF power, wherein the first duration is greater than the second duration, and wherein the first layer of silicon oxide has a lower wet etch rate than the second layer of silicon oxide.

21. The method of claim 20, wherein a thickness of the first layer of silicon oxide represents about 20% or less of a total thickness of the silicon oxide bilayer.

22. The method of claim 20, wherein the first RF power is between about 2.1-3.6 Watts per square centimeter of substrate area, and wherein the first duration is between about 2-5 seconds.

23. The method of claim 20, wherein the first temperature is between about 435-550° C. and the second temperature is below about 400° C.

Patent Citations (387)

Patent	Date	Inventor	Cited By
US4500563(A)	1985-02-01	Ellenberger et al.	Applicant
US5223443(A)	1993-06-01	Chinn et al.	Applicant
US5496608(A)	1996-03-01	Matsuda et al.	Applicant
US5593914(A)	1997-01-01	Evans, Jr. et al.	Applicant
US5670432(A)	1997-09-01	Tsai	Applicant
US5856003(A)	1999-01-01	Chiu	Applicant
US5874368(A)	1999-02-01	Laxman et al.	Applicant
US5932286(A)	1999-08-01	Beinglass et al.	Applicant
US6069058(A)	2000-05-01	Hong	Applicant
US6100202(A)	2000-08-01	Lin et al.	Applicant
US6218293(B1)	2001-04-01	Kraus et al.	Applicant
US6270572(B1)	2001-08-01	Kim et al.	Applicant
US6346741(B1)	2002-02-01	Van Buskirk et al.	Applicant
US6391803(B1)	2002-05-01	Kim et al.	Applicant
US6416822(B1)	2002-07-01	Chiang et al.	Applicant
US6428859(B1)	2002-08-01	Chiang et al.	Applicant
US6468924(B2)	2002-10-01	Lee et al.	Applicant
US6509601(B1)	2003-01-01	Lee et al.	Applicant
US6528430(B2)	2003-03-01	Kwan et al.	Applicant
US6551893(B1)	2003-04-01	Zheng et al.	Applicant
US6569501(B2)	2003-05-01	Chiang et al.	Applicant
US6576053(B1)	2003-06-01	Kim et al.	Applicant
US6602784(B2)	2003-08-01	Sneh	Applicant
US6632478(B2)	2003-10-01	Gaillard et al.	Applicant
US6645574(B1)	2003-11-01	Lee et al.	Applicant
US6689220(B1)	2004-02-01	Nguyen	Applicant
US6723595(B2)	2004-04-01	Park	Applicant
US6730614(B1)	2004-05-01	Lim et al.	Applicant
US6743738(B2)	2004-06-01	Todd	Applicant
US6756318(B2)	2004-06-01	Nguyen et al.	Applicant
US6765303(B1)	2004-07-01	Krivokapic et al.	Applicant
US6809421(B1)	2004-10-01	Hayasaka et al.	Applicant
US6828218(B2)	2004-12-01	Kim et al.	Applicant
US6835417(B2)	2004-12-01	Saenger et al.	Applicant
US6861356(B2)	2005-03-01	Matsuse et al.	Applicant
US6884466(B2)	2005-04-01	Kaloyeros et al.	Applicant
US6930058(B2)	2005-08-01	Hill et al.	Applicant
US6930060(B2)	2005-08-01	Chou et al.	Applicant
US6943092(B2)	2005-09-01	Kim	Applicant
US6962876(B2)	2005-11-01	Ahn et al.	Applicant
US6987240(B2)	2006-01-01	Jennings et al.	Applicant
US7001844(B2)	2006-02-01	Chakravarti et al.	Applicant
US7041335(B2)	2006-05-01	Chung	Applicant
US7077904(B2)	2006-07-01	Cho et al.	Applicant
US7081271(B2)	2006-07-01	Chung et al.	Applicant
US7109129(B1)	2006-09-01	Papasouliotis	Applicant
US7115166(B2)	2006-10-01	Vaartstra et al.	Applicant
US7115528(B2)	2006-10-01	Vaartstra et al.	Applicant
US7122222(B2)	2006-10-01	Xiao et al.	Applicant
US7122464(B2)	2006-10-01	Vaartstra	Applicant
US7125815(B2)	2006-10-01	Vaartstra	Applicant
US7132353(B1)	2006-11-01	Xia et al.	Applicant
US7141278(B2)	2006-11-01	Koh et al.	Applicant
US7148155(B1)	2006-12-01	Tarafdar et al.	Examiner
US7151039(B2)	2006-12-01	Lee et al.	Applicant
US7172792(B2)	2007-02-01	Wang et al.	Applicant
US7176084(B2)	2007-02-01	Lee et al.	Applicant
US7205187(B2)	2007-04-01	Leith et al.	Applicant
US7223649(B2)	2007-05-01	Oh et al.	Applicant
US7235484(B2)	2007-06-01	Nguyen et al.	Applicant
US7241686(B2)	2007-07-01	Marcadal et al.	Applicant
US7244668(B2)	2007-07-01	Kim	Applicant
US7250083(B2)	2007-07-01	Sneh	Applicant
US7259050(B2)	2007-08-01	Chen et al.	Applicant
US7261919(B2)	2007-08-01	Mehregany et al.	Applicant
US7294582(B2)	2007-11-01	Haverkort et al.	Applicant
US7297641(B2)	2007-11-01	Todd et al.	Applicant
US7300885(B2)	2007-11-01	Hasebe et al.	Applicant
US7314835(B2)	2008-01-01	Ishizaka et al.	Applicant
US7341959(B2)	2008-03-01	Brcka	Applicant
US7351668(B2)	2008-04-01	Chou et al.	Applicant
US7361538(B2)	2008-04-01	Luan et al.	Applicant
US7361611(B2)	2008-04-01	Chakravarti et al.	Applicant
US7390743(B2)	2008-06-01	Shin	Applicant
US7393561(B2)	2008-07-01	Paranjpe	Applicant
US7399388(B2)	2008-07-01	Moghadam et al.	Applicant
US7419888(B2)	2008-09-01	Yang et al.	Applicant
US7435454(B2)	2008-10-01	Brcka	Applicant
US7435684(B1)	2008-10-01	Lang et al.	Applicant
US7462571(B2)	2008-12-01	Hasebe et al.	Applicant
US7482247(B1)	2009-01-01	Papasouliotis et al.	Applicant
US7488694(B2)	2009-02-01	Kim et al.	Applicant
US7507676(B2)	2009-03-01	Chou et al.	Applicant
US7510984(B2)	2009-03-01	Saito et al.	Applicant
US7521331(B2)	2009-04-01	Park et al.	Applicant
US7524762(B2)	2009-04-01	Marcadal et al.	Applicant
US7544615(B2)	2009-06-01	Vaartstra	Applicant
US7572052(B2)	2009-08-01	Ravi et al.	Applicant
US7592231(B2)	2009-09-01	Cheng et al.	Applicant
US7595010(B2)	2009-09-01	Chakravarti et al.	Applicant
US7601648(B2)	2009-10-01	Chua et al.	Applicant
US7615438(B2)	2009-11-01	Ahn et al.	Applicant
US7615449(B2)	2009-11-01	Chung et al.	Applicant
US7622369(B1)	2009-11-01	Lee et al.	Applicant
US7622383(B2)	2009-11-01	Kim et al.	Applicant
US7629267(B2)	2009-12-01	Wan et al.	Applicant
US7632757(B2)	2009-12-01	Matsuura	Applicant
US7633125(B2)	2009-12-01	Lu et al.	Applicant
US7638170(B2)	2009-12-01	Li	Applicant
US7645484(B2)	2010-01-01	Ishizaka	Applicant
US7651729(B2)	2010-01-01	Kim et al.	Applicant
US7651730(B2)	2010-01-01	Hasebe	Applicant
US7651953(B2)	2010-01-01	Todd et al.	Applicant
US7651959(B2)	2010-01-01	Fukazawa et al.	Applicant
US7682657(B2)	2010-03-01	Sherman	Applicant
US7687409(B2)	2010-03-01	Ahn et al.	Applicant
US7713592(B2)	2010-05-01	Nguyen et al.	Applicant
US7758920(B2)	2010-07-01	Hasebe et al.	Applicant
US7776733(B2)	2010-08-01	Hasegawa	Applicant
US7790633(B1)	2010-09-01	Tarafdar et al.	Applicant
US7825039(B2)	2010-11-01	Takahashi et al.	Applicant
US7906168(B2)	2011-03-01	Hasebe et al.	Applicant
US7919416(B2)	2011-04-01	Lee et al.	Applicant
US7923068(B2)	2011-04-01	Dickey et al.	Applicant
US7923378(B2)	2011-04-01	Hasebe et al.	Applicant
US7959985(B2)	2011-06-01	Ishizaka et al.	Applicant
US7964241(B2)	2011-06-01	Hasebe et al.	Applicant
US7964513(B2)	2011-06-01	Todd et al.	Applicant
US7972980(B2)	2011-07-01	Lee et al.	Applicant
US7981473(B2)	2011-07-01	Kim et al.	Applicant
US7989365(B2)	2011-08-01	Park et al.	Applicant
US8034673(B2)	2011-10-01	Kadonaga et al.	Applicant
US8080290(B2)	2011-12-01	Hasebe et al.	Applicant
US8101531(B1)	2012-01-01	Li et al.	Applicant
US8119424(B2)	2012-02-01	Mather et al.	Applicant
US8119544(B2)	2012-02-01	Hasebe et al.	Applicant
US8133797(B2)	2012-03-01	van Schravendijk et al.	Applicant
US8178448(B2)	2012-05-01	Nodera et al.	Applicant
US8227032(B2)	2012-07-01	Dussarrat et al.	Applicant
US8257789(B2)	2012-09-01	Matsunaga et al.	Applicant
US8278224(B1)	2012-10-01	Mui et al.	Applicant
US8334218(B2)	2012-12-01	Van Nooten et al.	Applicant
US8357619(B2)	2013-01-01	Hasebe et al.	Applicant
US8366953(B2)	2013-02-01	Kohno et al.	Applicant
US8383525(B2)	2013-02-01	Raisanen et al.	Applicant
US8394466(B2)	2013-03-01	Hong et al.	Applicant
US8524612(B2)	2013-09-01	Li et al.	Applicant
US8592328(B2)	2013-11-01	Hausmann et al.	Applicant
US8633050(B2)	2014-01-01	Pierreux	Applicant
US8637411(B2)	2014-01-01	Swaminathan et al.	Applicant
US8647993(B2)	2014-02-01	Lavoie et al.	Applicant
US8669185(B2)	2014-03-01	Onizawa et al.	Applicant
US8728955(B2)	2014-05-01	LaVoie et al.	Applicant
US8728956(B2)	2014-05-01	LaVoie et al.	Applicant
US8956983(B2)	2015-02-01	Swaminathan et al.	Applicant
US8999859(B2)	2015-04-01	Swaminathan et al.	Applicant
US9076646(B2)	2015-07-01	Sims et al.	Applicant
US9214334(B2)	2015-12-01	Swaminathan et al.	Applicant
US9230800(B2)	2016-01-01	Lavoie et al.	Applicant
US9257274(B2)	2016-02-01	Kang et al.	Applicant
US9287113(B2)	2016-03-01	Kang et al.	Applicant
US9355839(B2)	2016-05-01	Swaminathan et al.	Applicant
US9355886(B2)	2016-05-01	Swaminathan et al.	Applicant
US9373500(B2)	2016-06-01	Swaminathan et al.	Applicant
US9502238(B2)	2016-11-01	Danek et al.	Applicant
US9564312(B2)	2017-02-01	Henri et al.	Applicant
US9570274(B2)	2017-02-01	Swaminathan et al.	Applicant
US9570290(B2)	2017-02-01	Swaminathan et al.	Applicant
US9611544(B2)	2017-04-01	Lavoie et al.	Applicant
US2002/0076507(A1)	2002-06-01	Chiang et al.	Applicant
US2003/0008070(A1)	2003-01-01	Seutter et al.	Applicant
US2003/0024477(A1)	2003-02-01	Okuda et al.	Applicant
US2003/0143839(A1)	2003-07-01	Raaijmakers et al.	Applicant
US2003/0200917(A1)	2003-10-01	Vaartstra	Applicant
US2004/0033698(A1)	2004-02-01	Lee et al.	Applicant
US2004/0043633(A1)	2004-03-01	Vaartstra	Applicant
US2004/0053515(A1)	2004-03-01	Comita et al.	Applicant
US2004/0121164(A1)	2004-06-01	Iacovangelo et al.	Applicant
US2004/0219746(A1)	2004-11-01	Vaartstra et al.	Applicant
US2004/0231799(A1)	2004-11-01	Lee et al.	Applicant
US2005/0042865(A1)	2005-02-01	Cabral et al.	Applicant
US2005/0079661(A1)	2005-04-01	Cho et al.	Applicant
US2005/0109276(A1)	2005-05-01	Iyer et al.	Applicant
US2005/0118837(A1)	2005-06-01	Todd et al.	Applicant
US2005/0159017(A1)	2005-07-01	Kim et al.	Applicant
US2005/0181535(A1)	2005-08-01	Yun et al.	Applicant
US2005/0184397(A1)	2005-08-01	Gates et al.	Applicant
US2005/0196977(A1)	2005-09-01	Saito et al.	Applicant
US2005/0208718(A1)	2005-09-01	Lim et al.	Applicant
US2005/0230047(A1)	2005-10-01	Collins et al.	Applicant
US2005/0233553(A1)	2005-10-01	Kountz et al.	Applicant
US2005/0260347(A1)	2005-11-01	Narwankar et al.	Applicant
US2005/0276099(A1)	2005-12-01	Horng et al.	Applicant
US2005/0287775(A1)	2005-12-01	Hasebe et al.	Applicant
US2006/0030148(A1)	2006-02-01	Seutter et al.	Applicant
US2006/0084283(A1)	2006-04-01	Paranjpe et al.	Applicant
US2006/0088985(A1)	2006-04-01	Haverkort et al.	Applicant
US2006/0165890(A1)	2006-07-01	Kaushal et al.	Applicant
US2006/0199357(A1)	2006-09-01	Wan et al.	Applicant
US2006/0228868(A1)	2006-10-01	Ahn et al.	Applicant
US2006/0286774(A1)	2006-12-01	Singh et al.	Applicant
US2006/0286776(A1)	2006-12-01	Ranish et al.	Applicant
US2006/0286818(A1)	2006-12-01	Wang et al.	Applicant
US2007/0010071(A1)	2007-01-01	Matsuura	Applicant
US2007/0065576(A1)	2007-03-01	Singh et al.	Applicant
US2007/0087574(A1)	2007-04-01	Gupta et al.	Applicant
US2007/0087581(A1)	2007-04-01	Singh et al.	Applicant
US2007/0116887(A1)	2007-05-01	Faguet	Applicant
US2007/0134942(A1)	2007-06-01	Ahn et al.	Applicant
US2007/0137572(A1)	2007-06-01	Matsuura et al.	Applicant
US2007/0145483(A1)	2007-06-01	Ono	Applicant
US2007/0167028(A1)	2007-07-01	Chou et al.	Applicant
US2007/0215036(A1)	2007-09-01	Park et al.	Applicant
US2007/0218701(A1)	2007-09-01	Shimizu et al.	Applicant
US2007/0231487(A1)	2007-10-01	Ishizaka	Applicant
US2007/0232082(A1)	2007-10-01	Balseanu et al.	Applicant
US2007/0251444(A1)	2007-11-01	Gros-Jean et al.	Applicant
US2007/0259110(A1)	2007-11-01	Mahajani et al.	Applicant
US2008/0014759(A1)	2008-01-01	Chua et al.	Applicant
US2008/0038936(A1)	2008-02-01	Todd et al.	Applicant
US2008/0063791(A1)	2008-03-01	Hasebe et al.	Applicant
US2008/0075881(A1)	2008-03-01	Won et al.	Applicant
US2008/0081470(A1)	2008-04-01	Clark	Applicant
US2008/0087890(A1)	2008-04-01	Ahn et al.	Applicant
US2008/0123394(A1)	2008-05-01	Lee et al.	Applicant
US2008/0131601(A1)	2008-06-01	Kim et al.	Applicant
US2008/0138996(A1)	2008-06-01	Nishizuka	Applicant
US2008/0139003(A1)	2008-06-01	Pirzada et al.	Applicant
US2008/0213479(A1)	2008-09-01	Chou et al.	Applicant
US2008/0242116(A1)	2008-10-01	Clark	Applicant
US2008/0274302(A1)	2008-11-01	Hasebe et al.	Applicant
US2008/0311760(A1)	2008-12-01	Nodera et al.	Applicant
US2008/0317972(A1)	2008-12-01	Hendriks et al.	Applicant
US2009/0018668(A1)	2009-01-01	Galbraith	Applicant
US2009/0039349(A1)	2009-02-01	Honda	Applicant
US2009/0041952(A1)	2009-02-01	Yoon et al.	Applicant
US2009/0065896(A1)	2009-03-01	Hwang et al.	Applicant
US2009/0075490(A1)	2009-03-01	Dussarrat	Applicant
US2009/0148625(A1)	2009-06-01	Yeom et al.	Applicant
US2009/0155606(A1)	2009-06-01	Yoon et al.	Applicant
US2009/0163012(A1)	2009-06-01	Clark et al.	Applicant
US2009/0191722(A1)	2009-07-01	Hasebe et al.	Applicant
US2009/0203197(A1)	2009-08-01	Hanawa et al.	Applicant
US2009/0208880(A1)	2009-08-01	Nemani et al.	Applicant
US2009/0278224(A1)	2009-11-01	Kim et al.	Applicant
US2010/0022099(A1)	2010-01-01	Van Nooten et al.	Applicant
US2010/0025824(A1)	2010-02-01	Chen et al.	Applicant
US2010/0051578(A1)	2010-03-01	Chang et al.	Applicant
US2010/0096688(A1)	2010-04-01	Balseanu et al.	Applicant
US2010/0099236(A1)	2010-04-01	Kwon et al.	Examiner
US2010/0099271(A1)	2010-04-01	Hausmann et al.	Applicant
US2010/0102417(A1)	2010-04-01	Ganguli et al.	Applicant
US2010/0124618(A1)	2010-05-01	Kobayashi et al.	Applicant
US2010/0124621(A1)	2010-05-01	Kobayashi et al.	Applicant
US2010/0136260(A1)	2010-06-01	Matsunaga et al.	Applicant
US2010/0136313(A1)	2010-06-01	Shimizu et al.	Applicant
US2010/0167555(A1)	2010-07-01	Maula et al.	Applicant
US2010/0221925(A1)	2010-09-01	Lee et al.	Applicant
US2010/0255218(A1)	2010-10-01	Oka et al.	Applicant
US2010/0304574(A1)	2010-12-01	Nodera et al.	Applicant
US2010/0310791(A1)	2010-12-01	Shimazu et al.	Applicant
US2011/0003445(A1)	2011-01-01	Murata et al.	Applicant
US2011/0014795(A1)	2011-01-01	Lee et al.	Applicant
US2011/0014796(A1)	2011-01-01	Hayashi	Applicant
US2011/0014798(A1)	2011-01-01	Mallick et al.	Applicant
US2011/0042744(A1)	2011-02-01	Cheng et al.	Applicant
US2011/0064969(A1)	2011-03-01	Chen et al.	Applicant
US2011/0086516(A1)	2011-04-01	Lee et al.	Applicant
US2011/0124187(A1)	2011-05-01	Afzali-Ardakani et al.	Applicant
US2011/0139176(A1)	2011-06-01	Cheung et al.	Applicant
US2011/0143548(A1)	2011-06-01	Cheung et al.	Applicant
US2011/0151142(A1)	2011-06-01	Seamons et al.	Applicant
US2011/0151246(A1)	2011-06-01	Ramon Moreno et al.	Applicant
US2011/0151674(A1)	2011-06-01	Tang et al.	Applicant
US2011/0151678(A1)	2011-06-01	Ashtiani et al.	Examiner
US2011/0159202(A1)	2011-06-01	Matsushita et al.	Applicant
US2011/0198756(A1)	2011-08-01	Thenappan et al.	Applicant
US2011/0201210(A1)	2011-08-01	Sato et al.	Applicant
US2011/0215445(A1)	2011-09-01	Yang et al.	Applicant
US2011/0256726(A1)	2011-10-01	LaVoie et al.	Examiner
US2011/0256734(A1)	2011-10-01	Hausmann et al.	Applicant
US2011/0298099(A1)	2011-12-01	Lee et al.	Applicant
US2011/0309475(A1)	2011-12-01	Lee	Examiner
US2012/0009802(A1)	2012-01-01	LaVoie et al.	Applicant
US2012/0009803(A1)	2012-01-01	Jung et al.	Applicant
US2012/0021252(A1)	2012-01-01	Lee	Applicant
US2012/0028454(A1)	2012-02-01	Swaminathan et al.	Applicant
US2012/0028469(A1)	2012-02-01	Onizawa et al.	Applicant
US2012/0058282(A1)	2012-03-01	Hong et al.	Applicant
US2012/0077349(A1)	2012-03-01	Li et al.	Examiner
US2012/0108079(A1)	2012-05-01	Mahajani	Applicant
US2012/0113672(A1)	2012-05-01	Dubrow et al.	Applicant
US2012/0164846(A1)	2012-06-01	Ha et al.	Applicant
US2012/0193693(A1)	2012-08-01	Kanaya	Applicant
US2012/0213940(A1)	2012-08-01	Mallick	Applicant
US2012/0280200(A1)	2012-11-01	Tada et al.	Applicant
US2012/0282418(A1)	2012-11-01	Chou et al.	Applicant
US2012/0315394(A1)	2012-12-01	Ito	Applicant
US2013/0040447(A1)	2013-02-01	Swaminathan et al.	Applicant
US2013/0058161(A1)	2013-03-01	Yamanaka et al.	Applicant
US2013/0058162(A1)	2013-03-01	Yamanaka et al.	Applicant
US2013/0071580(A1)	2013-03-01	Weidman et al.	Applicant
US2013/0115783(A1)	2013-05-01	Kim et al.	Applicant
US2013/0189854(A1)	2013-07-01	Hausmann et al.	Applicant
US2013/0196516(A1)	2013-08-01	Lavoie et al.	Applicant
US2013/0252437(A1)	2013-09-01	Sano et al.	Applicant
US2013/0309415(A1)	2013-11-01	Swaminathan et al.	Applicant
US2013/0319329(A1)	2013-12-01	Li et al.	Applicant
US2013/0344248(A1)	2013-12-01	Clark	Applicant
US2014/0030444(A1)	2014-01-01	Swaminathan et al.	Applicant
US2014/0051262(A9)	2014-02-01	Lavoie et al.	Applicant
US2014/0106574(A1)	2014-04-01	Kang et al.	Applicant
US2014/0113457(A1)	2014-04-01	Sims et al.	Applicant
US2014/0120270(A1)	2014-05-01	Tour et al.	Applicant
US2014/0120737(A1)	2014-05-01	Swaminathan et al.	Applicant
US2014/0134827(A1)	2014-05-01	Swaminathan et al.	Applicant
US2014/0141542(A1)	2014-05-01	Kang et al.	Applicant
US2014/0141626(A1)	2014-05-01	Hausmann et al.	Applicant
US2014/0182619(A1)	2014-07-01	Goto et al.	Applicant
US2014/0209562(A1)	2014-07-01	LaVoie et al.	Applicant
US2014/0216337(A1)	2014-08-01	Swaminathan et al.	Applicant
US2014/0264555(A1)	2014-09-01	Ahn et al.	Applicant
US2014/0273428(A1)	2014-09-01	Shero et al.	Applicant
US2014/0295084(A1)	2014-10-01	Shirai et al.	Applicant
US2014/0302686(A1)	2014-10-01	Pan et al.	Applicant
US2015/0109814(A1)	2015-04-01	Chen et al.	Applicant
US2015/0126042(A1)	2015-05-01	Pasquale et al.	Applicant
US2015/0147483(A1)	2015-05-01	Fukazawa	Applicant
US2015/0159271(A1)	2015-06-01	Lee et al.	Applicant
US2015/0170900(A1)	2015-06-01	LaVoie	Applicant
US2015/0206719(A1)	2015-07-01	Swaminathan et al.	Applicant
US2015/0235835(A1)	2015-08-01	Swaminathan et al.	Applicant
US2015/0243883(A1)	2015-08-01	Swaminathan et al.	Applicant
US2015/0249013(A1)	2015-09-01	Arghavani et al.	Applicant
US2016/0064211(A1)	2016-03-01	Swaminathan et al.	Applicant
US2016/0118246(A1)	2016-04-01	Kang et al.	Applicant
US2016/0148800(A1)	2016-05-01	Henri et al.	Applicant
US2016/0155676(A1)	2016-06-01	Kang et al.	Applicant
US2016/0163972(A1)	2016-06-01	Swaminathan et al.	Applicant
US2016/0293398(A1)	2016-10-01	Danek et al.	Applicant
US2016/0293838(A1)	2016-10-01	Swaminathan et al.	Applicant
US2016/0336178(A1)	2016-11-01	Swaminathan et al.	Applicant
CN1732288(A)	2006-02-01		Applicant
CN1926668(A)	2007-03-01		Applicant
CN101255548(A)	2008-09-01		Applicant
CN101378007(A)	2009-03-01		Applicant
CN101416293(A)	2009-04-01		Applicant
CN101535524(A)	2009-09-01		Applicant
CN101889331(A)	2010-11-01		Applicant
CN102906304(A)	2013-01-01		Applicant
CN103137864(A)	2013-06-01		Applicant
EP277766	1988-08-01		Applicant
EP541212	1993-05-01		Applicant
EP1703552(A2)	2006-09-01		Applicant
EP2278046	2011-01-01		Applicant
JPS48-043472(A)	1973-06-01		Applicant
JPH02-093071(A)	1990-04-01		Applicant
JPH06-177120(A)	1994-06-01		Applicant
JP2001-338922(A)	2001-12-01		Applicant
JP2002-134497(A)	2002-05-01		Applicant
JP2002-164345(A)	2002-06-01		Applicant
JP2007-180362(A)	2007-07-01		Applicant
JP2007-287889(A)	2007-11-01		Applicant
JP2007-287890(A)	2007-11-01		Applicant
JP2008-500742(A)	2008-01-01		Applicant
JP2008-109093(A)	2008-05-01		Applicant
JP4364320	2009-08-01		Applicant
JP2009-540128(A)	2009-11-01		Applicant
JP2010-10497	2010-01-01		Applicant
JP2010-245518(A)	2010-10-01		Applicant
JP2011-023576(A)	2011-02-01		Applicant
JP2013166965(A)	2013-08-01		Applicant
JP2013225655(A)	2013-10-01		Applicant
KR10-2001-0111448	2001-12-01		Applicant
KR10-0356473(B1)	2002-10-01		Applicant
KR10-2004-0001036	2004-01-01		Applicant
KR10-0734748(B)	2007-07-01		Applicant
KR10-2009-0057665	2009-06-01		Applicant
KR10-2009-0080019	2009-07-01		Applicant
KR10-2009-0081396	2009-07-01		Applicant
KR10-20130056608(A)	2013-05-01		Applicant
TW201009942(A)	2010-03-01		Applicant
TW201042706(A1)	2010-12-01		Applicant
WO2004/032196	2004-04-01		Applicant
WO2006/026350	2006-03-01		Applicant
WO2006/104741	2006-10-01		Applicant
WO2007/043709	2007-04-01		Applicant
WO2007/118026	2007-10-01		Applicant
WO2011/130326	2011-10-01		Applicant
WO2011/130397	2011-10-01		Applicant
WO2012/040317	2012-03-01		Applicant
WO2012/048094	2012-04-01		Applicant
WO2012/087737	2012-06-01		Applicant
WO2013/032786	2013-03-01		Applicant
WO2013/043330	2013-03-01		Applicant
WO2013/065806	2013-05-01		Applicant
WO2013/112727	2013-08-01		Applicant

Non-Patent Literature (140)

U.S. Appl. No. 14/194,549, filed Feb. 28, 2014, entitled “Capped Ald Films for Doping Fin-Shaped Channel Regions of 3-D IC Transistors.”Applicant
US Notice of Allowance dated Aug. 7, 2014 issued U.S. Appl. No. 14/133,239.Applicant
US Examiner's Answer to Appeal Brief (filed May 22, 2014) Before the Patent Trial and Appeal Board dated Aug. 14, 2014 issued U.S. Appl. No. 13/224,240.Applicant
US Notice of Allowance dated Oct. 8, 2014 issued in U.S. Appl. No. 13/607,386.Applicant
Korean Final Office Action dated Aug. 18, 2014 issued in KR 10-2012-0043797.Applicant
PCT International Preliminary Report on Patentability and Written Opinion dated Aug. 7, 2014, issued in Application No. PCT/US2013/022977.Applicant
U.S. Appl. No. 14/231,554, filed Mar. 31, 2014, entitled “Plasma Activated Conformal Film Deposition”.Applicant
U.S. Appl. No. 14/133,239, filed Dec. 18, 2013, entitled “Plasma Activated Conformal Dielectric Film Deposition”.Applicant
U.S. Appl. No. 14/074,617, filed Nov. 7, 2013, entitled “Methods for Depositing Films on Sensitive Substrates”.Applicant
U.S. Appl. No. 14/183,287, filed Feb. 18, 2014, entitled “High Growth Rate Process for Conformal Aluminum Nitride.”Applicant
U.S. Appl. No. 14/187,145 , filed Feb. 21, 2014, entitled “Plasma Assisted Atomic Layer Deposition Titanium Oxide for Conformal Encapsulation and Gap Fill Applications.”Applicant
U.S. Appl. No. 14/195,653, filed Mar. 3, 2014, entitled “RF Cycle Purging to Reduce Surface Roughness in Metal Oxide and Metal Nitride Films.”Applicant
U.S. Appl. No. 14/194,324, filed Feb. 28, 2014, entitled “Soft Landing Nanolaminates for Advanced Patterning.”Applicant
US Office Action dated Mar. 15, 2013 issued in U.S. Appl. No. 13/084,399.Applicant
US Final Office Action dated Sep. 13, 2013 issued in U.S. Appl. No. 13/084,399.Applicant
US Notice of Allowance dated Jan. 15, 2014 issued in U.S. Appl. No. 13/084,399.Applicant
US Office Action dated Sep. 14, 2012 issued in U.S. Appl. No. 13/084,305.Applicant
US Final Office Action dated Apr. 25, 2013 issued in U.S. Appl. No. 13/084,305.Applicant
US Office Action dated Apr. 13, 2011 issued in U.S. Appl. No. 12/889,132.Applicant
US Notice of Allowance dated Sep. 30, 2011 issued in U.S. Appl. No. 12/889,132.Applicant
US Office Action dated Aug. 1, 2012 issued in U.S. Appl. No. 13/011,569.Applicant
US Final Office Action dated Feb. 26, 2013 issued in U.S. Appl. No. 13/011,569.Applicant
US Notice of Allowance dated May 6, 2013 issued in U.S. Appl. No. 13/011,569.Applicant
US Office Action dated Apr. 4, 2013 issued U.S. Appl. No. 13/242,084.Applicant
US Notice of Allowance dated Jun. 19, 2013 issued U.S. Appl. No. 13/242,084.Applicant
US Notice of Allowance dated Sep. 19, 2013 issued U.S. Appl. No. 13/242,084.Applicant
US Office Action dated Apr. 29, 2013 issued U.S. Appl. No. 13/224,240.Applicant
US Final Office Action dated Nov. 22, 2013 issued U.S. Appl. No. 13/224,240.Applicant
US Office Action dated Jun. 7, 2013 issued U.S. Appl. No. 13/414,619.Applicant
US Notice of Allowance dated Jul. 26, 2013, issued U.S. Appl. No. 13/414,619.Applicant
US Office Action dated Apr. 11, 2014 issued in U.S. Appl. No. 14/065,334.Applicant
US Office Action dated May 24, 2013 issued U.S. Appl. No. 13/472,282.Applicant
US Notice of Allowance dated Oct. 4, 2013 issued U.S. Appl. No. 13/472,282.Applicant
US Office Action dated May 21, 2014 issued in U.S. Appl. No. 13/607,386.Applicant
US Office Action dated Jun. 13, 2014 issued in U.S. Appl. No. 13/953,616.Applicant
US Office Action dated Jul. 10, 2014 issued in U.S. Appl. No. 14/144,107.Applicant
PCT International Search Report and Written Opinion, dated Oct. 20, 2011, issued in PCT/US2011/032186.Applicant
PCT International Preliminary Report on Patentability, dated Oct. 26, 2012, issued in PCT/US2011/032186.Applicant
PCT Invitation to Pay Additional Fees; Communication Re Partial International Search, dated Dec. 16, 2011, issued in PCT/US2011/032303.Applicant
PCT International Search Report and Written Opinion, dated Feb. 20, 2012, issued in PCT/US2011/032303.Applicant
PCT International Preliminary Report on Patentability and Written Opinion, dated Oct. 26, 2012, issued in PCT/US2011/032303.Applicant
PCT International Search Report and Written Opinion dated May 2, 2012 issued in Application No. PCT/US2011/052537.Applicant
PCT International Preliminary Report on Patentability and Written Opinion dated Apr. 4, 2013 issued in Application No. PCT/US2011/052537.Applicant
PCT International Search Report and Written Opinion dated Dec. 18, 2012, issued in Application No. PCT/US2012/052769.Applicant
PCT International Preliminary Report on Patentability and Written Opinion dated Apr. 3, 2014, issued in Application No. PCT/US2012/052769.Applicant
PCT International Search Report and Written Opinion dated Feb. 28, 2013, issued in Application No. PCT/US2012/051740.Applicant
PCT International Preliminary Report on Patentability and Written Opinion dated Mar. 13, 2014, issued in Application No. PCT/US2012/051740.Applicant
European Extended Search Report dated Apr. 14, 2014 issued in EP 13 15 2046.Applicant
Korean Notice of Provisional Rejection dated Dec. 6, 2013 issued in KR 10-2012-0043797.Applicant
PCT International Search Report and Written Opinion dated May 27, 2013, issued in Application No. PCT/US2013/022977.Applicant
Cecchi et al., (2007) “Ultra-thin conformal pore-sealing of low-k materials by plasma-assisted ALD,” University of New Mexico. Albuquerque, NM. Sandia National Labs, Albuquerque, NM, 1 page.Applicant
Choi, Gyu-Jin et al., (2009) “Plasma-enhanced atomic layer deposition of TiO2 and Al-doped TiO2 films using N2O and O2 reactants,” Journal of the Electrochemical Society, 156(9):G138-G143.Applicant
Hausmann et al. (2002) “Atomic Layer Deposition of Hafnium and Zirconium Oxides Using Metal Amide Precursors,” Chem. Mater. 14(10):4350-4358.Applicant
Kim, H., et al., (2002) “The Growth of Tantalum Thin Films by Plasma-Enhanced Atomic Layer Deposition and Diffusion Barrier Properties,” Mat. Res. Soc. Symp. Proc. 716:B8.5.1-B8.5.6.Applicant
King, Sean W., (Jul./Aug. 2011) “Plasma enhanced atomic layer deposition of SiNx:H and SiO2,” J. Vac. Sci. Technol. A29(4):9 pages.Applicant
Ko, Myoung-Gyun, et al., “Characterization of ruthenium thin film deposited by rf-direct plasma atomic layer deposition,” 209th ECS Meeting, Abstract #50, p. 1 [Downloaded on Jun. 9, 2014].Applicant
Ko, Myoung-Gyun, et al., (Oct. 2008) “Correlation of Carbon Content with the Thermal Stability of Ruthenium Deposited by Using RF-Direct Plasma-Enhanced Atomic-Layer Deposition,” Journal of the Korean Physical Society, 53(4):2123-2128.Applicant
Lee et al., (2005) “Chemically conformal deposition of SrTiO3 thin films by Atomic Layer Deposition using conventional metal organic precursors and remote-plasma activated H2O,” School of Materials Science and Engineering, and Inter-university Semiconductor Research Center, Seoul National University, Microelectronic Engineering 80:158-161.Applicant
Lee, Jong Ju, (2005) “Low-impurity, highly conformal atomic layer deposition of titanium nitride using NH3-Ar-H2 plasma treatment for capacitor electrodes,” Materials Letters, 59:615-617.Applicant
Li, Xingcun, et al., (2011) “Atomic Layer Deposition Al203 Thin Films in Magnetized Radio Frequency Plasma Source,” Physics Procedia 18:100-106.Applicant
Man P.F. et al., (Feb. 11-15, 1996) “Elimination of Post-Release Adhesion in Microstructures Using Conformal Fluorocarbon Coatings,” MEMS '96 Proceedings, IEEE, pp. 55-60.Applicant
Nguyen, S.V. et al., (Jan./Mar. 1999) “Plasma-assist chemical vapor deposition of dielectric thin films for ULSI semiconductor circuits,” IBM J.Res.Develop. 43(1.2):5-38.Applicant
Plasma Enhanced Atomic Layer Deposition (PEALD), Website: http ://www.asm.com/index.php?option=com—content&task=view&id=19&Itemid=161 (2010), 1 page.Applicant
“P1asmaPro™ NGP®80 Range,” Oxford Instruments (2010), 8 pages.Applicant
Van der Straten et al. (2004) “Atomic layer deposition of tantalum nitride for ultrathin liner applications in advanced copper metallization schemes,” Journal of Materials Research, 19(2):447-453.Applicant
U.S. Appl. No. 14/607,997, filed Jan. 28, 2015, entitled “Plasma Activated Conformal Dielectric Film Deposition”.Applicant
U.S. Appl. No. 14/678,736, filed Apr. 3, 2015, entitled “Deposition of Conformal Films by Atomic Layer Deposition and Atomic Layer Etch.”Applicant
US Final Office Action dated Jun. 10, 2015 issued in U.S. Appl. No. 14/231,554.Applicant
US Office Action dated Mar. 2, 2015 issued in U.S. Appl. No. 14/137,860.Applicant
US Notice of Allowance dated Mar. 19, 2015 issued in U.S. Appl. No. 14/144,107.Applicant
US Office Action dated Jul. 2, 2015 issued in U.S. Appl. No. 14/187,145.Applicant
Chinese First Office Action [no translation] dated Jun. 2, 2015 issued in CN 201180045808.6.Applicant
Korean Trial Decision (English description) dated May 25, 2015 issued in KR 10-2012-0043797.Applicant
U.S. Appl. No. 14/552,011, filed Nov. 24, 2014, entitled “Selective Inhibition in Atomic Layer Deposition of Silicon-Containing Films.”Applicant
US Office Action dated Jan. 2, 2015 issued in U.S. Appl. No. 14/231,554.Applicant
US Notice of Allowance dated Nov. 26, 2014 issued U.S. Appl. No. 14/133,239.Applicant
US Notice of Allowance dated Nov. 19, 2014 issued in U.S. Appl. No. 13/607,386.Applicant
US Final Office Action dated Nov. 24, 2014 issued in U.S. Appl. No. 13/953,616.Applicant
US Office Action dated Dec. 11, 2014 issued in U.S. Appl. No. 14/074,596.Applicant
US Final Office Action dated Jan. 15, 2015 issued in U.S. Appl. No. 14/144,107.Applicant
Puurunen, Riikka L. (2005) “Surface chemistry of atomic layer deposition: A case study for the trimethylaluminum/water process,” Journal of Applied Physics, 97:121301-1-121301-52.Applicant
U.S. Appl. No. 15/201,221, filed Jul. 1, 2016, entitled “Selective Atomic Layer Deposition With Post-Dose Treatment.”Applicant
U.S. Appl. No. 15/253,301, filed Aug. 31, 2016, entitled “Selective Atomic Layer Deposition For Gapfill Using Sacrificial Underlayer.”Applicant
U.S. Appl. No. 15/199,608, filed Jun. 30, 2016, entitled “Apparatus and Method for Deposition and Etch In Gap Fill.”Applicant
US Notice of Allowance dated Aug. 31, 2015 issued in U.S. Appl. No. 14/231,554.Applicant
US Office Action dated Jul. 1, 2016 issued in U.S. Appl. No. 13/963,212.Applicant
US Office Action dated Sep. 21, 2015 issued U.S. Appl. No. 14/607,997.Applicant
US Final Office Action dated Mar. 18, 2016 issued U.S. Appl. No. 14/607,997.Applicant
US Notice of Allowance dated Jun. 16, 2016 issued U.S. Appl. No. 14/607,997.Applicant
US Notice of Allowance dated Sep. 27, 2016 issued U.S. Appl. No. 14/607,997.Applicant
US Patent Board Decision on Appeal Before the Patent Trial and Appeal Board (Examiner Affirmed) dated Aug. 11, 2016 issued U.S. Appl. No. 13/224,240.Applicant
US Notice of Allowance dated Nov. 17, 2016 issued U.S. Appl. No. 13/224,240.Applicant
US Office Action dated Dec. 24, 2015 issued in U.S. Appl. No. 14/074,596.Applicant
US Notice of Allowance dated Feb. 12, 2016 issued in U.S. Appl. No. 14/074,596.Applicant
US Office Action dated May 15, 2015 issued in U.S. Appl. No. 14/074,617.Applicant
US Notice of Allowance dated Nov. 20, 2015 issued in U.S. Appl. No. 14/074,617.Applicant
US Office Action dated Aug. 14, 2015 issued in U.S. Appl. No. 14/061,587.Applicant
US Notice of Allowance dated Feb. 11, 2016 issued in U.S. Appl. No. 14/061,587.Applicant
US Notice of Allowance [Supplemental Notice of Allowability] dated Mar. 1, 2016 issued in U.S. Appl. No. 14/061,587.Applicant
US Notice of Allowance dated Oct. 1, 2015 issued in U.S. Appl. No. 14/137,860.Applicant
US Notice of Allowance [Supplemental Notice of Allowability] dated Oct. 22, 2015 issued in U.S. Appl. No. 14/137,860.Applicant
US Office Action dated Oct. 21, 2015 issued in U.S. Appl. No. 14/194,549.Applicant
US Final Office Action dated Nov. 1, 2016 issued in U.S. Appl. No. 14/194,549.Applicant
US Notice of Allowance dated Aug. 5, 2015 issued in U.S. Appl. No. 14/183,287.Applicant
US Office Action dated Aug. 1, 2016 issued in U.S. Appl. No. 14/932,869.Applicant
US Final Office Action dated Dec. 16, 2015 issued in U.S. Appl. No. 14/187,145.Applicant
US Notice of Allowance dated Feb. 25, 2016 issued in U.S. Appl. No. 14/187,145.Applicant
US Office Action dated Jun. 14, 2016 issued in U.S. Appl. No. 15/019,904.Applicant
US Notice of Allowance dated Oct. 13, 2016 issued in U.S. Appl. No. 15/019,904.Applicant
US Office Action dated Nov. 25, 2016 issued in U.S. Appl. No. 15/178,474.Applicant
US Office Action dated May 25, 2016 issued in U.S. Appl. No. 14/552,011.Applicant
US Notice of Allowance dated Sep. 26, 2016 issued in U.S. Appl. No. 14/552,011.Applicant
US Notice of Allowance dated Jul. 15, 2016 issued in U.S. Appl. No. 14/678,736.Applicant
Taiwan Office Action dated Apr. 27, 2016 issued in Application No. TW 100113041.Applicant
Chinese Second Office Action dated Feb. 2, 2016 issued in Application No. CN 201180045808.6.Applicant
Taiwan Office Action dated May 5, 2016 issued in TW 100134208.Applicant
Chinese First Office Action dated Nov. 19, 2015 issued in Application No. CN 201280046487.6.Applicant
Chinese Second Office Action dated Aug. 22, 2016 issued in Application No. CN 201280046487.6.Applicant
Japanese Office Action dated Aug. 23, 2016 issued in Application No. JP 2014-531838.Applicant
Singapore Supplementary Examination Report dated Jun. 1, 2016 issued in SG 11201400633R.Applicant
Taiwan Notice of Allowance and Search Report dated Dec. 18, 2015 issued in Application No. TW 101134692.Applicant
Chinese First Office Action dated Nov. 6, 2015 issued in Application No. CN 201280053888.4.Applicant
Chinese Second Office Action dated Aug. 16, 2016 issued in Application No. CN 201280053888.4.Applicant
Taiwan Office Action and Search Report dated Jan. 27, 2016 issued in Application No. TW 101131556.Applicant
Taiwan Office Action and Search Report dated Nov. 9, 2016 issued in Application No. TW 101131556.Applicant
Chinese First Office Action dated May 19, 2016 issued in CN 201310021460.8.Applicant
Chinese First Office Action dated Feb. 22, 2016 issued in Application No. CN 201380006994.1.Applicant
Singapore Supplementary Examination Report dated Aug. 11, 2016 issued in SG 11201404315R.Applicant
Taiwan Office Action and Search Report dated Jul. 20, 2016 issued in Application No. TW 102102879.Applicant
Taiwan Office Action dated Oct. 25, 2016 issued in Application No. TW 102117772.Applicant
Chinese First Office Action dated Nov. 28, 2016 issued in Application No. CN 201410521390.7.Applicant
Chinese First Office Action dated Apr. 11, 2016 issued in Application No. CN 201510086588.1.Applicant
Japanese Office Action dated Apr. 19, 2016 issued in Application No. JP 2015-21804.Applicant
Korean First Office Action dated Feb. 19, 2016, issued in Application No. KR 10-2015-0022610.Applicant
Korean Final Office Action dated Jun. 29, 2016, issued in Application No. KR 10-2015-0022610.Applicant
Lavareda et al., (2004) “Properties of a-Si:H TFTs using silicon carbonitride as dielectric,” Journal of Non-Crystalline Solids, 338-340:797-801.Applicant
US Office Action dated Jan. 12, 2017 issued in U.S. Appl. No. 13/963,212.Applicant
US Notice of Allowance (Supplemental Notice of Allowability) dated Feb. 21, 2017 issued U.S. Appl. No. 13/224,240.Applicant
US Office Action dated Feb. 3, 2017 issued in U.S. Appl. No. 14/987,542.Applicant
US Notice of Allowance dated Feb. 10, 2017 issued in U.S. Appl. No. 15/178,474.Applicant

Abstract