US 8,912,839 B2Grant

Bridge circuits and their components

Issue Date:2014-12-16

•39 Claims

•13 Drawing Sheets

Abstract

A half bridge is described with at least one transistor having a channel that is capable in a first mode of operation of blocking a substantial voltage in at least one direction, in a second mode of operation of conducting substantial current in one direction through the channel and in a third mode of operation of conducting substantial current in an opposite direction through the channel. The half bridge can have two circuits with such a transistor.

Metadata

Assignee

Transphorm Inc.

Inventors

James Honea
Yifeng Wu

Application Information

Application Number:US 13/887,204

Filing Date:2013-05-03

Priority Date:2008-02-12

Art Unit:2842

Classifications

IPC:

H03K17/56H03K17/22H03K17/16H03K17/687H03K17/567H03K17/0814

Patent Drawings (13 sheets)

Description

Technical Field

[0001] This invention relates to bridge circuits and the components of which they are comprised.

Background

[0002] Bridge circuits are used in a wide range of applications. A typical 3-phase bridge circuit for a motor drive is shown in FIG. 1. Each of the three half bridges 15, 25, 35 in circuit 10 includes two switches (61-66), which are able to block current in one direction and are capable of conducting current in both directions. Because the transistors (41-46) commonly used in power circuits are inherently incapable of conducting current in the reverse direction, each of the switches 61-66 in circuit 10 comprises a transistor (41-46) connected anti-parallel to a freewheeling diode 51-56. The transistors 41-46 are each capable of blocking a voltage at least as large as the high voltage (HV) source of the circuit 10 when they are biased in the OFF state, and diodes 51-56 are each capable of blocking a voltage at least as large as the high voltage (HV) source of the circuit 10 when they are reverse biased. Ideally, the diodes 51-56 have good switching characteristics to minimize transient currents during switching, therefore Schottky diodes are commonly used. The transistors 41-46 may be enhancement mode (normally off, V_th>0), i.e., E-mode, or depletion mode (normally on, V_th<0), i.e., D-mode devices. In power circuits enhancement mode devices are typically used to prevent accidental turn on in order to avoid damage to the devices or other circuit components. Nodes 17, 18, and 19 are all coupled to one another via inductive loads, i.e., inductive components such as motor coils (not shown in FIG. 1).

[0003] FIG. 2a shows half bridge 15 of the full 3-phase motor drive in FIG. 1, along with the winding of the motor (inductive component 21) between nodes 17 and 18 and the switch 64 which the motor current feeds into. For this phase of power, transistor 44 is continuously on (V_gs44>V_th) and transistor 42 is continuously off (V_gs42<V_th, i.e., V_gs42=0V if enhancement mode transistors are used), while transistor 41 is modulated with a pulse width modulation (PWM) signal to achieve the desired motor current. FIG. 2b, which is a simplified version of the diagram in FIG. 2a, indicates the path of the current 27 during the time that transistor 41 is biased on. For this bias, the motor current flows through transistors 41 and 44, while no current flows through switch 62 because transistor 42 is biased off and diode 52 is reverse biased. Referring to FIG. 2c, during the time that transistor 41 is biased off, no current can flow through transistor 41 or diode 51, and so the motor current flows through diode 52. During this portion of operation, the inductive component 21 forces the voltage at node 17 to a sufficiently negative value to cause diode 52 to conduct.

[0004] Currently, insulated gate bipolar transistors (IGBTs) are typically used in high power bridge circuits, and silicon MOS transistors, also known as MOSFETs, are used in low power applications. Traditional IGBTs inherently conduct in only one direction, and so a freewheeling diode is required for proper operation of a switch with an IGBT. A standard MOS transistor inherently contains an anti-parallel parasitic diode. As seen in FIG. 3a, if the gate and source of a MOS device 50 are biased at the same voltage and the drain is biased at a lower voltage, such as occurs in transistor 42 when transistor 41 is off (FIG. 2c), parasitic diode 60 prevents the intrinsic MOS transistor 71 from turning on. Therefore, the path of the reverse current 37 is through the parasitic diode 60. Because the parasitic diode 60 inherently has poor switching characteristics, the parasitic diode 60 experiences large transients when MOS device 50 is switched on or off.

[0005] To completely prevent turn on of the parasitic diode 60, the 3-component solution illustrated in FIG. 3b is often employed. In FIG. 3b, diode 69 is added to the switch to prevent any current from flowing through the parasitic diode 60, and a Schottky diode 68 is added to carry the current during the time that current flows in the direction shown in FIG. 3b, i.e., from the source side to the drain side of MOS device 50.

Summary

[0006] A half bridge comprising at least one transistor having a channel that is capable in a first mode of operation of blocking a substantial voltage in at least one direction, in a second mode of operation of conducting substantial current in the at least one direction through the channel and in a third mode of operation of conducting substantial current in an opposite direction through the channel is described.

[0007] A method of operating a circuit comprising a half bridge circuit stage comprising a first transistor, a second transistor, and an inductive component, wherein the inductive component is coupled between the first transistor and second transistor, the first transistor is between a voltage source and the second transistor, and the second transistor is between a ground and the first transistor is described. The first transistor is biased on and the second transistor is biased off, allowing current to flow through the first transistor and the inductive component and blocking voltage across the second transistor. The first transistor is changed to an off bias, allowing the current to flow through the second transistor and the inductive component and causing the second transistor to be in diode mode.

[0008] A method of operating a circuit comprising an inductive component and a half bridge comprising a first transistor and a second transistor, wherein the inductive component is coupled between the first transistor and second transistor and the first transistor is coupled to a voltage source and the second transistor is coupled to ground is described. The first transistor is biased off and the second transistor is biased on, allowing current to run through the inductive component and through the second transistor, wherein the first transistor blocks a first voltage. The second transistor is changed to an off bias, causing the first transistor to operate in a diode mode to carry freewheeling current and the second transistor to block a second voltage.

[0009] Embodiments of the devices and methods described herein can include one or more of the following. The half bridge can include at least two transistors and each transistor can be configured to perform as a switching transistor and as an anti-parallel diode. A bridge circuit can be formed of the half bridges described herein. A gate drive circuit can be configured to independently control a gate voltage of each of the transistors. The transistor can be a first transistor of a bridge component, the bridge component can further include a second transistor. A gate of the first transistor can be electrically connected to a source of the second transistor and a source of the first transistor can be electrically connected to a drain of the second transistor. The first transistor can be a depletion mode device and the second transistor can be an enhancement mode device. The first transistor can be a high voltage device and the second transistor can be a low voltage device. The first transistor can be configured to block a voltage at least equal to a circuit high voltage. The second transistor can be configured to block a voltage at least equal to a threshold voltage of the first transistor. The second transistor can be configured to block a voltage of about two times the threshold voltage. The first transistor can be a high voltage depletion mode transistor and the second transistor can be a low voltage enhancement mode transistor. The first transistor can be a III-N HEMT or a SiC JFET. The second transistor can be a III-N HEMT. The second transistor can be a nitrogen face III-N HEMT. The second transistor can be a silicon based or SiC based device. The second transistor can be a vertical silicon MOSFET or a SiC JFET or a SiC MOSFET. The half bridge can include at least two of the bridge components. The second transistor can include a parasitic diode and the half bridge can include a low voltage diode connected in parallel to the parasitic diode. The low voltage diode can be configured to block at least as much voltage as the second transistor. The low voltage diode can have a lower turn-on voltage than the parasitic diode. The half bridge can include a low voltage diode, wherein the low voltage diode is configured to block a maximum voltage that is less than a circuit high voltage. A half bridge can consist of two transistors, wherein the transistors are each a FET, HEMT, MESFET, or JFET device. The two transistors can be enhancement mode transistors. The transistors can be enhancement mode III-N transistors or SiC JFET transistors. The transistors can be nitrogen face III-N HEMTs. The two transistors can have a threshold voltage of at least 2V. The two transistors can have an internal barrier from source to drain of 0.5 to 2 eV. The two transistors can have an on resistance of less than 5 mohm-cm²and a breakdown voltage of at least 600V. The two transistors can have an on resistance of less than 10 mohm-cm²and a breakdown voltage of at least 1200V. A node can be between the two transistors of each half bridge and each of the nodes can be coupled to one another by way of an inductive load. A bridge circuit including the half bridges described herein can be free of diodes. The half bridge can be free of diodes. The second transistor can be changed to an on bias after changing the first transistor to an off bias. The time between the step of changing the first transistor to an off bias and changing the second transistor to an on bias can be sufficient to prevent shoot-through currents from the high-voltage supply to ground. The time between the step of changing the second transistor to an off bias and changing the first transistor to an on bias can be sufficient to prevent shoot-through currents from the high-voltage supply to ground.

[0010] The devices and methods described herein may provide one or more of the following advantages. A switch can be formed with only a single transistor device. The transistor device can perform as either a switching transistor or as a diode. The transistor's ability to perform the dual roles can eliminate the need for a separate anti-parallel diode in the switch. A switch including only a single transistor is a simpler device than devices that also require a diode to carry freewheeling current. The device may be operated in a manner that keeps power dissipation to a minimum. Further, the timing and bias on the transistors can allow a device, such as a motor, formed of half bridges using single-device switches to operate in a manner that reduces the total power loss while simultaneously avoiding shoot-through currents from a high-voltage supply to ground.

Description of Drawings

[0011] FIG. 1 is a schematic of a 3-phase bridge circuit.

[0012] FIGS. 2a-c shows schematics and current paths when the 3-phase bridge circuit is powered.

[0013] FIGS. 3a-b shows schematics of MOS devices and their current paths.

[0014] FIG. 4 shows a schematic diagram of a bridge circuit with single device switches.

[0015] FIGS. 5a-d shows schematics of current paths through single transistor switches.

[0016] FIG. 6 shows a timing diagram for gate signals.

[0017] FIGS. 7-9 show schematic diagrams of switches that can be used in the bridge circuit of FIG. 4.

[0018] Like reference symbols in the various drawings indicate like elements.

Detailed Description

[0019] FIG. 4 shows a schematic diagram of a bridge circuit, where each of the six switches includes a single transistor device (81-86). The transistors 81-86 can be enhancement mode devices, where the threshold voltage V_th>0, or depletion mode devices, where the threshold voltage V_th<0. In high power applications, it is desirable to use enhancement mode devices with threshold voltages as large as possible, such as V_th>2V or V_th>3V, a high internal barrier from source to drain at 0 bias (such as 0.5-2 eV), and a high access region conductivity (such as sheet resistance <750 ohms/square) along with high breakdown voltage (600/1200 Volts) and low on resistance (<5 or <10 mohm-cm²for 600/1200 V respectively). The gate voltages V_gs81-V_gs86are each independently controlled by a gate drive circuit. The devices 81-86 are each able to block current from flowing when the voltage at the terminal closest to ground is lower than the voltage at the terminal closest to the DC high voltage source. In some embodiments, the devices are able to block current in both directions. The devices 81-86 are also each capable of conducting current in both directions through the same conduction path/channel. Nodes 17, 18, and 19 are all coupled to one another via inductive loads, i.e., inductive components such as motor coils (not shown in FIG. 4).

[0020] FIGS. 5a and 5b illustrate the operation of one of the three half-bridges of the circuit in FIG. 4 for a bridge circuit comprising enhancement mode devices which fulfill the requirements described above. For the purpose of this example, the devices are assumed to have a threshold voltage V_th=2V. Device 84 is continuously biased on, such as by setting V_gs84>V_th, such as V_gs84=5V. Device 82 is continuously biased off, such as by setting V_gs82<V_th, such as V_gs82=0V. As shown in FIG. 5a, during the time that device 81 is biased on, such as by setting V_gs81>V_th, such as V_gs81=5V, the current flows along current path 27 through device 81, through the inductive component (motor coil) 21, and through device 84. During this time the voltage at node 17 is higher than the voltage at the source of device 82 but never exceeds a high voltage (HV) value from the high-voltage supply to the circuit. Device 82 is biased off and therefore blocks a voltage V_aacross it, where V_ais the voltage at node 17. As used herein, “blocking a voltage” refers to the ability of a transistor to prevent significant current, such as current that is greater than 0.001 times the operating current during regular conduction, from flowing through the transistor when a voltage is applied across the transistor. In other words, while a transistor is blocking a voltage that is applied across it, the total current passing through the transistor will not be greater than 0.001 times the operating current during regular conduction.

[0021] FIG. 5b illustrates the current path 27 during the time that device 81 is turned off, such as by setting V_gs81<V_th, such as V_gs81=0V. During this time the motor current flows through the channel of device 82, through the inductive component (motor coil) 21, and through device 84. Because the gate and source terminals of device 82 are both at 0V, when current flows through device 82 in this direction, device 82 effectively acts as a diode and is said to be in “diode mode”. That is, device 82 conducts current in the direction shown in FIG. 5b even when the gate of device 82 is biased below the threshold voltage of device 82, thus it behaves in the same way as a traditional transistor equipped with a reverse free-wheeling diode. The voltage V_aat node 17 is negative, approximately a threshold voltage (V_th) below the source voltage of device 82, and device 81 must now block a voltage HV+V_th. Note that current/voltage blocking in one direction and diode action in the opposite direction is achieved with the same device (82).

[0022] Device 82 can be used as an actively switched device to achieve current flow in the opposite direction through the inductive component (motor coil) 21, as shown in FIGS. 5c and 5d. When device 82 is on (FIG. 5c), current 27 flows through device 82, and device 81 blocks a voltage HV−V_a, and when device 82 is off (FIG. 5d), device 81 operates in the diode mode to carry the freewheeling current, while device 82 blocks a voltage HV+V_th. Thus, in the full circuit devices 81-86 perform the same function as traditional unidirectional transistors with antiparallel freewheeling diodes (61-66 in FIG. 1).

[0023] Depending on the current level and the threshold voltages of devices 81-86 (see FIG. 4), the power dissipation in the devices could be unacceptably high when operating in the diode mode. In this case, a lower power mode of operation may be achieved by applying gate signals of the form shown in FIG. 6. For example, when device 81 is switched as shown in FIGS. 5a and 5b, during the time device 82 conducts the freewheeling current (when device 81 is off), the gate of device 82 is driven high, allowing the drain-source voltage of device 82 to be simply the on-state resistance (Rds-on) times the motor current. To avoid shoot-through currents from the high-voltage supply (HV) to ground, some dead time must be provided between turn-off of device 81 and turn-on of device 82 and again between turn-off of device 82 and turn-on of device 81. The dead times are labeled “A” in FIG. 6. During these dead times, device 82 operates in the diode mode described above. Since this is a short time in comparison with the entire switching cycle, the power dissipation is not significant. Time “B” provides the dominant loss factor for device 82, and this corresponds to the low-power mode when device 82 is fully enhanced.

[0024] Referring back to FIG. 4, the diode mode of operation of devices 81-86 provides a current path at all times for the inductor current. Even if transient currents and realistic impedances are considered, the circuit will operate as desired. If, for example, the gate-drain capacitance of devices 81-86 and the source resistance of the gate drive circuit are nonzero, the high slew rate at node 17 will force the potential at the gate of device 82 below ground during the fall time of V_a. The result will simply be that V_ais driven by the inductive component 21 to an even lower voltage than in the ideal case, but device 82 will conduct.

[0025] The devices 81-86 can be any transistor which can conduct a substantial current, such as a current at least as large as the maximum operating current of the circuit in which they are used, in both directions through the same primary channel and is capable of blocking a substantial voltage, such as a voltage larger than the circuit DC high voltage HV, in at least one direction. Each device must be capable of blocking a voltage in at least one direction which is at least between zero volts and a voltage larger than the HV, such as HV+1V, HV+5V, or HV+10V. The value of HV, and thus the range of voltages that the device must be capable of blocking, depends on the specific circuit application. For example, in some low power applications, HV may be 10V, and the devices are each at least capable of blocking voltages between 0V and 10V, as well as a voltage larger than 10V, such as 11V, 20V, or 30V. In some high power applications, HV may be 1000V, and so the devices are each at least capable of blocking all voltages between 0V and 1000V, as well as a voltage larger than 1000V, such as 1100V, 1150V, or 1200V. Thus, selecting a suitable transistor capable of blocking a sufficient amount of voltage can depend on the application of the circuit. A transistor that is able to block a sufficient amount of current may allow some small amount of current to leak through the primary channel or other parts of the device than the primary channel. However, the transistor may be able to block a sufficient amount of current, which is a significant percentage of the maximum current which passes through the transistor during regular operation, such as >90%, >95%, >99% or >99.9% of the maximum current.

[0026] Examples of devices that meet these criterion are metal-semiconductor field effect transistors (MESFETs) of any material system, junction field effect transistors (JFETs) of any material system, and high electron mobility transistors (HEMTs or HFETs) of any material system, including vertical devices such as current aperture vertical electron transistors (CAVETs) as well as devices in which the channel charge has a 3-dimensional distribution, such as polarization-doped field effect transistors (POLFETs). Common material systems for HEMTs and MESFETs include Ga_xAl_yIn_1-x-yN_mAs_nP_1-m-nor III-V materials, such as III-N materials, III-As materials, and III-P materials. Common materials for JFETs include III-V materials, SiC, and Si, i.e, silicon that is substantially free of carbon. In some embodiments, the devices are enhancement mode devices (threshold voltage V_th>0), while in others they are depletion mode devices (V_th<0).

[0027] In some embodiments, the devices 81-86 consist of enhancement mode III-nitride (III-N) devices with threshold voltages as large as possible, such as V_th>2V or V_th>3V, a high internal barrier from source to drain at 0 bias (such as 0.5-2 eV), and a high access region conductivity (such as sheet resistance <750 ohms/square) along with high breakdown voltage (at least 600 or 1200 Volts) and low on resistance (<5 or <10 mohm-cm²for 600/1200 V, respectively). In some embodiments, the devices are nitrogen-face III-N HEMTs, such as those described in U.S. patent application Ser. No. 11/856,687, filed Sep. 17, 2007, and U.S. patent application Ser. No. 12/324,574, filed Nov. 26, 2008, both of which are hereby incorporated by reference. The devices can also include any of the following: a surface passivation layer, such as SiN, a field plate, such as a slant field plate, and an insulator underneath the gate. In other embodiments, the devices consist of SiC JFETs.

[0028] In some embodiments, device 91, illustrated in FIG. 7, is used in a half bridge or a bridge circuit in place of any or all of the devices 81-86 of FIG. 4. Device 91 includes a low-voltage E-mode transistor 92, such as a III-N E-mode transistor, connected as shown to a high voltage D-mode transistor 90, such as a III-N D-mode transistor. In some embodiments, E-mode transistor 92 is a nitrogen-face III-N device, and D-mode transistor 90 is a III-face III-N device. When E-mode transistor 92 conducts current in either direction, substantially all of the current conducts through the same primary device channel of the transistor 92. The gate of D-mode transistor 90 is electrically connected to the source of E-mode transistor 92, and the source of D-mode transistor 90 is electrically connected to the drain of E-mode transistor 92. In some embodiments, the gate of D-mode transistor 90 is not directly connected to the source of E-mode transistor 92. Instead, the gate of D-mode transistor 90 and the source of E-mode transistor 92 are each electrically connected to opposite ends of a capacitor. The device 91 in FIG. 7 can operate similarly to a single high-voltage E-mode transistor with the same threshold voltage as that of E-mode transistor 92. That is, an input voltage signal applied to node 96 relative to node 97 can produce an output signal at node 94 which is the same as the output signal produced at the drain terminal of an E-mode transistor when an input voltage signal is applied to the gate of the E-mode transistor relative to its source. Nodes 97, 96, and 94 are hereby referred to as the source, gate, and drain, respectively, of device 91, analogous to the terminology used for the three terminals of a single transistor. When device 91 is in blocking mode, most of the voltage is blocked by the D-mode transistor 90, while only a small portion is blocked by E-mode transistor 92, as is described below. When device 91 conducts current in either direction, substantially all of the current conducts both through the channel of E-mode transistor 92 and the channel of D-mode transistor 90.

[0029] Device 91 in FIG. 7 operates as follows. When node 94 is held at a higher voltage than node 97, current flows from node 94 to node 97 when a sufficiently positive voltage (i.e., a voltage greater than the threshold voltage of E-mode transistor 92) is applied to node 96 relative to node 97, the current flowing both through the channel of E-mode transistor 92 and the channel of D-mode transistor 90. When the voltage at node 96 relative to node 97 is switched to a value less than the threshold voltage of E-mode transistor 92, such as 0 V, device 91 is in blocking mode, blocking the voltage between nodes 97 and 94, and no substantial current flows through device 91. If the voltage at node 94 is now switched to a value less than that at nodes 97 and 96, which are being held at the same voltage, device 91 switches into diode mode, with all substantial current conducting both through the channel of E-mode transistor 92 and the channel of D-mode transistor 90. When a high voltage (HV) is applied to node 94 relative to node 97, and node 96 is biased at 0 V relative to node 97, E-mode transistor 92 blocks a voltage which is about equal to |V_th90| or slightly larger, where |V_th90| is the magnitude of the threshold voltage of D-mode transistor 90. A value for V_th90can be about −5 to −10 V. The voltage at node 95 is therefore about equal to |V_th90| or slightly larger, therefore D-mode transistor 90 is in the OFF state and blocks a voltage which is equal to about HV minus |V_th90|, i.e., D-mode transistor 90 blocks a substantial voltage. When a positive voltage is applied to node 94 relative to node 97, and node 96 is biased at a voltage greater than the threshold voltage of E-mode transistor 92 V_th,92, such as 2*V_th,92, current flows from node 94 to node 97 both through the channel of E-mode transistor 92 and through the channel of D-mode transistor 90, and the voltage drop V_Facross E-mode transistor 92 is much less than |V_th90|, such as less than about 0.2 V. Under these conditions, the voltage at node 95 relative to node 97 is V_F, and the gate-source voltage V_GS90of D-mode transistor 90 is about −V_F.

[0030] The D-mode transistor 90 can be a high voltage device capable of blocking large voltages, such as at least 600V or at least 1200V or other suitable blocking voltage required by the circuit applications. The D-mode transistor is at least capable of blocking a substantial voltage, such as a voltage larger than the circuit DC high voltage HV, when device 91 is in blocking mode, as described above. Furthermore, the threshold voltage V_th90of D-mode transistor 90 is sufficiently less than −V_Fsuch that when the assembly is in the ON state, D-mode transistor 90 conducts the current flowing from node 94 to node 97 with sufficiently low conduction loss for the circuit application in which it is used. Thus, the gate-source voltage of D-mode transistor 90 is sufficiently larger than V_th90such that conduction losses are not too large for the circuit applications. For example, V_th90can be less than −3V, −5V, or −7V, and when the gate-source voltage V_GS90of D-mode transistor 90 is about −V_F, D-mode transistor 90 is capable of conducting 10 A of current or more with less than 7 W conduction loss.

[0031] E-mode transistor 92 is at least capable of blocking a voltage larger than |V_th90|, where |V_th90| is the magnitude of the threshold voltage of D-mode transistor 90. In some embodiments, E-mode transistor 92 can block about 2*|V_th90|. High voltage D-mode III-N transistors, such as III-N HEMTs, or SiC JFETs, can be used for D-mode transistor 90. Because the typical threshold voltage for high voltage D-mode III-N transistors is about −5 to −10 V, E-mode transistor 92 can be capable of blocking about 10-20 V or more. In some embodiments, E-mode transistor 92 is a III-N transistor, such as a III-N HEMT. In other embodiments, E-mode transistor 92 is a SiC transistor, such as a SiC JFET.

[0032] When device 91 in FIG. 7 is used in place of devices 81-86 in the bridge circuit of FIG. 4, the circuit operates as follows. Devices 81-86 will be referred to as 81′-86′ when device 91 is used in place of these devices. In some embodiments, all of the devices 81′-86′ are the same as one another. Even if the device are not all the same, they each have a threshold voltage greater than 0. Referring to the switching sequence shown in FIGS. 5a and 5b, when the gate-source voltages of devices 81′ and 84′ are greater than the threshold voltage of E-mode transistor 92, and the gate-source voltage of device 82′ is less than the threshold voltage of E-mode transistor 92, such as 0 V, the current flows through the channels of both transistors of device 81′ and through the channels of both transistors of device 84′ from the high voltage source to ground. Device 82′ blocks a voltage V_a, where again V_ais the voltage at node 17. Referring to FIG. 5b, when device 81′ is switched off, the inductive component 21 forces V_a, the voltage at node 17, to a negative value and device 81′ now blocks a voltage HV minus V_a. Device 82′ now operates in diode mode, with current flowing through device 82′ from ground to node 17. Substantially all of the current through device 82′ conducts both through the channel of E-mode transistor 92 and the channel of D-mode transistor 90. When the bridge circuit is operated under the conditions shown in FIG. 5c, that is, when current flows through inductive component from node 18 to node 17, device 81′ is switched off, and the gate-source voltage of device 82′ is greater than the threshold voltage of E-mode transistor 92, current flows through device 82′ from node 17 to ground. Substantially all of the current through device 82′ conducts both through the channel of E-mode transistor 92 and the channel of D-mode transistor 90.

[0033] Thus, for the mode of operation shown in FIG. 5a, the D-mode transistor in device 82′ blocks a substantial voltage, for the mode of operation shown in FIG. 5b, the D-mode transistor of device 82′ conducts a substantial current flowing from source to drain through its channel, and for the mode of operation shown in FIG. 5c, the D-mode transistor of device 82′ conducts a substantial current flowing from drain to source through its channel.

[0034] Referring back to FIG. 7, when device 91 operates in diode mode, the voltage at node 95 must be less than that at node 97. Therefore, the gate of D-mode transistor 90 is at a higher voltage than the source of D-mode transistor 90, and the channel of D-mode transistor 90 is enhanced. However, depending on the current level and the threshold voltage of E-mode transistor 92, the power dissipation in the E-mode transistor 92 could be unacceptably high when devices 81′-86′ operate in the diode mode. In this case, a lower power mode of operation can be achieved by applying gate signals of the form shown in FIG. 6. For example, when device 81′ is switched as shown in FIGS. 5a and 5b, during the time device 82′ conducts the freewheeling current (when device 81′ is off), the gate of device 82′ is driven high, allowing the drain-source voltage of device 82′ to be simply the effective on-state resistance (Rds-on) of device 82′ times the motor current. To avoid shoot-through currents from the high-voltage supply (HV) to ground, some dead time must be provided between turn-off of device 81′ and turn-on of device 82′ and again between turn-off of device 82′ and turn-on of device 81′. The dead times are labeled “A” in FIG. 6. During these dead times, device 82′ operates in the diode mode described above. Since this is a short time in comparison with the entire switching cycle, the power dissipation is not significant. Time “B” provides the dominant loss factor for device 82′, and this corresponds to the low-power mode when E-mode transistor 92 is fully enhanced.

[0035] In some embodiments, device 111, illustrated in FIG. 8, is used in a half bridge or a bridge circuit in place of any or all of the devices 81-86 of FIG. 4. Device 111 is similar to device 91 of FIG. 7, except that E-mode transistor 92 has been replaced with a low-voltage E-mode transistor, such as a silicon (Si) based vertical Si MOS field-effect transistor (FET) referred to herein as Si MOS transistor 103. In some embodiments, the low-voltage E-mode transistor is a SiC JFET or a SiC MOSFET. Si MOS transistor 103 has the same voltage blocking requirements as E-mode transistor 92 in FIG. 7. That is, Si MOS transistor 103 is at least capable of blocking a voltage larger than |V_th90|, where |V_th90| is the magnitude of the threshold voltage of D-mode transistor 90. In some embodiments, Si MOS transistor 103 can block about 2*|V_th90|. High voltage D-mode III-N transistors can be used for D-mode transistor 90. Because the typical threshold voltage for high voltage D-mode III-N transistors is about −5 to −10 V, Si MOS transistor 103 can be capable of blocking about 10-20 V or more.

[0036] Si MOS transistors inherently contain a parasitic diode 101 anti-parallel to the intrinsic transistor 102, as indicated in FIG. 8. Si MOS transistor 103 operates in the same way as E-mode transistor 92 when device 111 is in blocking mode as well as during standard forward conduction mode (i.e., when current flows from node 94 to node 97). That is, when a high voltage HV is applied to node 94 relative to node 97 and the gate-source voltage of Si MOS transistor 103 is below threshold, such that device 111 is in blocking mode, Si MOS transistor 103 blocks a voltage which is about equal to |V_th90| or slightly larger, with the remainder of the high voltage being blocked by D-mode transistor 90, i.e., D-mode transistor 90 blocks a substantial voltage. When the voltage at node 94 is larger than that at node 97 and the gate-source voltage of Si MOS transistor 103 is above threshold, device 111 is in standard forward conduction mode with current flowing from node 94 to node 97. Substantially all of the current conducts through the channel of Si MOS transistor 103 and through the channel of D-mode transistor 90. The voltage difference between node 95 and node 97 is between 0 and |V_th90|, where V_th90is the threshold voltage of D-mode transistor 90. In this mode of operation, parasitic diode 101 is reverse biased and blocks a voltage less than |V_th90|.

[0037] The operation of Si MOS transistor 103 is different from that of E-mode transistor 92 when device 111 is in diode mode. When device 111 operates in diode mode, the voltage at node 94 is lower than that at node 97, the gate-source voltage of Si MOS transistor 103 is below threshold, and current flows from node 97 to node 94. Under these conditions, the voltage at node 95 must be less than that at node 97. Parasitic diode 101, which is forward biased, turns on and prevents the intrinsic transistor 102 from turning on. Therefore, when device 111 is in diode mode, most of the current flowing through Si MOS transistor 103 flows through parasitic diode 102 rather than through the channel of Si MOS transistor 103. However, substantially all of the current still conducts through the channel of D-mode transistor 90 when device 111 is in diode mode.

[0038] When device 111 operates in diode mode, the voltage at node 95 must be less than that at node 97. Therefore, the gate of D-mode transistor 90 is at a higher voltage than the source of D-mode transistor 90. and the channel of D-mode transistor 90 is enhanced. Depending on the current level and the forward conduction characteristics of parasitic diode 101, the power dissipation in the parasitic diode 101 could be unacceptably high when device 111 operates in the diode mode. In this case, a lower power mode of operation can be achieved by applying gate signals of the form shown in FIG. 6. As an example, consider the bridge circuit of FIG. 4, but with each of the devices 81-86 replaced by device 111. In this example, the devices in the bridge circuit are referred to as devices 81″-86″. When device 81″ is switched as shown in FIGS. 5a and 5b, during the time device 82″ conducts the freewheeling current (when device 81″ is off), the gate of device 82″ is driven high. This causes the current through Si transistor 103 of device 82″ to flow primarily through the enhanced intrinsic transistor 102 rather than through parasitic diode 101, allowing the drain-source voltage of Si transistor 103 to be simply the effective on-state resistance (Rds-on) of Si transistor 103 times the current. To avoid shoot-through currents from the high-voltage supply (HV) to ground, some dead time must be provided between turn-off of device 81″ and turn-on of device 82″ and again between turn-off of device 82″ and turn-on of device 81″. The dead times are labeled “A” in FIG. 6. During these dead times, device 82″ operates in the diode mode described above, with the current through Si transistor 103 flowing primarily through parasitic diode 101.

[0039] In some embodiments, device 112, illustrated in FIG. 9, is used in a half bridge or a bridge circuit in place of any or all of the devices 81-86. Device 112 is similar to device 111 of FIG. 8, but further includes a low voltage, low on-resistance diode 104 connected in parallel to parasitic diode 101. Diode 104 has the same voltage blocking requirements as Si MOS transistor 103. That is, diode 104 is at least capable of blocking a voltage larger than |V_th90|, where |V_th90| is the magnitude of the threshold voltage of D-mode transistor 90. In some embodiments, diode 104 can block about 2*|V_th90|. High voltage D-mode III-N transistors can be used for D-mode transistor 90. Because the typical threshold voltage for high voltage D-mode III-N transistors is about −5 to −10 V, diode 104 can be capable of blocking about 10-20 V or more. Low voltage devices, such as low voltage diodes or transistors, are not capable of blocking high voltages, such as 600V or 1200V, which are applied by the DC power supplies in high voltage circuits. In some embodiments, the maximum voltage that can be blocked by a low voltage diode or low voltage transistor is about 40V, 30V, 20V, or 10V. Furthermore, diode 104 has a lower turn-on voltage than parasitic diode 101. Consequently, when device 112 is biased in diode mode, the current primarily flows through diode 104 rather than through parasitic diode 101. Diodes that can be used for diode 104, such as low voltage Schottky diodes, can have lower switching and conduction losses than parasitic diode 101. Consequently, conduction and switching losses during device operation can be smaller for device 112 than for device 111.

[0040] Depending on the current level and the forward conduction characteristics of diode 104, the power dissipation in diode 104 could be unacceptably high when device 112 operates in the diode mode. Again, a lower power mode of operation can be achieved by applying gate signals of the form shown in FIG. 6. When the gate of device 112 is driven high while device 112 conducts the freewheeling current, the current flows primarily through the enhanced intrinsic transistor 102 rather than through diode 104, allowing the drain-source voltage of Si MOS transistor 103 to be simply the effective on-state resistance (Rds-on) of Si MOS transistor 103 times the current.

[0041] Although the device 112 in FIG. 9 does contain a diode, the diode does not need to be able to block the entire circuit DC voltage HV, it only needs to block a voltage slightly larger than |V_th90|. Therefore, low voltage diodes can be used. This can be preferable to using the high voltage diodes which are typically included in bridge circuits, because low voltage diodes can be made to have lower switching and conduction losses than high voltage diodes. Therefore, power loss in the circuit can be reduced as compared to half bridges and bridge circuits in which high voltage diodes are used.

[0042] A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, a half bridge can include one switch that uses a single transistor and no diode and a second switch with a transistor and a diode. In some embodiments a half bridge consists of two transistors and does not include any diodes. In some embodiments, instead of current flowing from one half bridge through an inductor and onto a transistor of another half bridge, the current flowing out of the inductor runs to another electrical component, such as a capacitor, or directly to a ground terminal or a DC voltage supply. Accordingly, other embodiments are within the scope of the following claims.

Claims

What is claimed is:

1. A circuit, comprising:

a transistor comprising a gate, a source, a drain, and a channel, the transistor being configured to block substantial voltage during a first mode of operation of the circuit, to conduct substantial current through the channel in a first direction during a second mode of operation of the circuit, and to conduct substantial current through the channel in a second direction during a third mode of operation of the circuit; wherein

during the third mode of operation, the gate of the transistor is biased relative to the source of the transistor at a voltage lower than a threshold voltage of the transistor.

2. The circuit of claim 1, wherein the circuit comprises a half bridge, and the transistor is part of the half bridge.

3. The circuit of claim 2, further comprising a plurality of the half bridges of claim 2.

4. The circuit of claim 1, wherein the transistor is further configured to conduct substantial current through the channel in the second direction during a fourth mode of operation of the circuit, wherein during the fourth mode of operation the gate of the transistor is biased relative to the source of the transistor at a voltage higher than the threshold voltage of the transistor.

5. The circuit of claim 4, wherein the transistor is in a lower power mode of operation during the fourth mode of operation of the circuit than during the third mode of operation of the circuit.

6. The circuit of claim 1, wherein the transistor is a III-N transistor.

7. A method of operating a transistor in a circuit, the transistor comprising a gate, a source, a drain, and a channel, the method comprising:

blocking a substantial voltage across the transistor during a first mode of operation of the circuit;

conducting substantial current through the channel in a first direction during a second mode of operation of the circuit; and

conducting substantial current through the channel in a second direction during a third mode of operation of the circuit; wherein

during the third mode of operation, the gate of the transistor is biased relative to the source of the transistor at a voltage lower than a threshold voltage of the transistor.

8. The method of claim 7, wherein the circuit comprises a half bridge, and the transistor is part of the half bridge.

9. The method of claim 7, further comprising conducting substantial current through the channel in a second direction during a fourth mode of operation of the circuit, wherein during the fourth mode of operation the gate of the transistor is biased relative to the source of the transistor at a voltage higher than the threshold voltage of the transistor.

10. The method of claim 9, wherein the transistor is in a lower power mode of operation during the fourth mode of operation of the circuit than during the third mode of operation of the circuit.

11. The method of claim 10, wherein the circuit comprises a half bridge, and the transistor is part of the half bridge.

12. The method of claim 7, wherein the transistor is a III-N transistor.

13. A method of operating a circuit comprising a first transistor, a second transistor having a channel, and an inductive component coupled between the first transistor and second transistor, the method comprising:

biasing the first transistor on and biasing the second transistor off, allowing current to flow through the first transistor and the inductive component, whereby a blocking voltage is present across the second transistor;

changing the first transistor to an off bias, allowing current to flow through the channel of the second transistor and through the inductive component while the second transistor remains biased off; and

after changing the first transistor to an off bias, changing the second transistor to an on bias; wherein

after changing the second transistor to an on bias, current continues to flow through the channel of the second transistor and through the inductive component.

14. The method of claim 13, wherein the circuit comprises a half bridge, and the first and second transistors are part of the half bridge.

15. The method of claim 14, wherein the first transistor is between a high-voltage supply and the second transistor, and the second transistor is between an electrical ground and the first transistor.

16. The method of claim 15, wherein a time between the step of changing the first transistor to an off bias and changing the second transistor to an on bias is sufficient to prevent shoot-through currents from the high-voltage supply to the electrical ground.

17. The method of claim 14, wherein the second transistor is between a high-voltage supply and the first transistor, and the first transistor is between an electrical ground and the second transistor.

18. The method of claim 17, wherein a time between the step of changing the first transistor to an off bias and changing the second transistor to an on bias is sufficient to prevent shoot-through currents from the high-voltage supply to the electrical ground.

19. The method of claim 13, wherein the first transistor or the second transistor is a III-N transistor.

20. A circuit, comprising:

a depletion mode transistor comprising a first gate, a first source, a first drain, and a first channel; and

an enhancement mode transistor having a threshold voltage, the enhancement mode transistor comprising a second gate, a second source, a second drain, a second channel, and a parasitic diode anti-parallel to the second channel, the second drain being electrically connected to the first source; wherein

the circuit is configured such that during a first mode of operation of the circuit, the first drain is held at a higher voltage than the second source, a voltage greater than the threshold voltage of the enhancement mode transistor is applied to the second gate relative to the second source, and current flows from the first drain to the second source, wherein during the first mode of operation the current flows through the first channel and through the second channel;

during a second mode of operation of the circuit, a voltage of the first drain is lower than a voltage of the second source, a voltage less than the threshold voltage of the enhancement mode transistor is applied to the second gate relative to the second source, and current flows from the second source to the first drain, wherein during the second mode of operation, current flows through the first channel, but most of the current does not flow through the second channel; and

during a third mode of operation of the circuit, a voltage of the first drain is lower than a voltage of the second source, a voltage greater than the threshold voltage of the enhancement mode transistor is applied to the second gate relative to the second source, and current flows from the second source to the first drain, wherein during the third mode of operation current flows through the first channel and through the second channel.

21. The circuit of claim 20, wherein during the second mode of operation most of the current flows through the parasitic diode.

22. The circuit of claim 20, wherein the third mode of operation of the circuit is a lower power mode of operation than the second mode of operation.

23. The circuit of claim 20, further comprising an additional diode connected in parallel to the parasitic diode.

24. The circuit of claim 23, wherein during the second mode of operation most of the current flows through the additional diode.

25. The circuit of claim 24, wherein the third mode of operation of the circuit is a lower power mode of operation than the second mode of operation.

26. The circuit of claim 20, wherein the depletion mode transistor is a III-N HEMT.

27. The circuit of claim 26, wherein the enhancement mode transistor is a Si MOS transistor.

28. The circuit of claim 20, wherein the circuit comprises a half bridge having a switch, and the enhancement mode transistor and the depletion mode transistor are part of the switch.

29. A method of operating a circuit comprising a depletion mode transistor and an enhancement mode transistor, the depletion mode transistor comprising a first gate, a first source, a first drain, and a first channel, the enhancement mode transistor having a threshold voltage, the enhancement mode transistor comprising a second gate, a second source, a second drain, a second channel, and a parasitic diode anti-parallel to the second channel, the second drain being electrically connected to the first source, the method comprising:

during a first mode of operation of the circuit, holding the first drain at a higher voltage than the second source, and applying a voltage greater than the threshold voltage of the enhancement mode transistor to the second gate relative to the second source, allowing current to flow from the first drain to the second source, wherein during the first mode of operation current flows through the first channel and through the second channel;

during a second mode of operation of the circuit, holding the first drain at a lower voltage than the second source, and applying a voltage less than the threshold voltage of the enhancement mode transistor to the second gate relative to the second source, allowing current to flow from the second source to the first drain, wherein during the second mode of operation current flows through the first channel, but most of the current does not flow through the second channel; and

during a third mode of operation of the circuit, holding the first drain at a lower voltage than the second source, and applying a voltage greater than the threshold voltage of the enhancement mode transistor to the second gate relative to the second source, allowing current to flow from the second source to the first drain, wherein during the third mode of operation current flows through the first channel and through the second channel.

30. The method of claim 29, wherein during the second mode of operation most of the current flows through the parasitic diode.

31. The method of claim 30, wherein the third mode of operation of the circuit is a lower power mode of operation than the second mode of operation.

32. The method of claim 29, wherein the circuit further comprises an additional diode connected in parallel to the parasitic diode.

33. The method of claim 32, wherein during the second mode of operation, most of the current flows through the additional diode.

34. The method of claim 33, wherein the third mode of operation of the circuit is a lower power mode of operation than the second mode of operation.

35. The method of claim 29, wherein the depletion mode transistor is a III-N HEMT.

36. The method of claim 35, wherein the enhancement mode transistor is a Si MOS transistor.

37. The method of claim 29, wherein the circuit comprises a half bridge having a switch, and the enhancement mode transistor and the depletion mode transistor are part of the switch.

38. A circuit, comprising:

a depletion mode transistor comprising a first gate, a first source, a first drain, and a first channel; and

the circuit is configured such that during a first mode of operation of the circuit, the first drain is held at a higher voltage than the second source, a voltage less than the threshold voltage of the enhancement mode transistor is applied to the second gate relative to the second source, and the depletion mode transistor blocks a substantial voltage;

during a second mode of operation of the circuit, a voltage of the first drain is lower than a voltage of the second source, a voltage less than the threshold voltage of the enhancement mode transistor is applied to the second gate relative to the second source, and current flows from the second source to the first drain, wherein during the second mode of operation current flows through the first channel, but most of the current does not flow through the second channel; and

39. A method of operating a circuit comprising a depletion mode transistor and an enhancement mode transistor, the depletion mode transistor comprising a first gate, a first source, a first drain, and a first channel, the enhancement mode transistor having a threshold voltage, the enhancement mode transistor comprising a second gate, a second source, a second drain, a second channel, and a parasitic diode anti-parallel to the second channel, the second drain being electrically connected to the first source, the method comprising:

during a first mode of operation of the circuit, holding the first drain at a higher voltage than the second source, and applying a voltage less than the threshold voltage of the enhancement mode transistor to the second gate relative to the second source, causing the depletion mode transistor to block a substantial voltage;

during a third mode of operation of the circuit, holding the first drain at a lower voltage than the second source, and applying a voltage less than the threshold voltage of the enhancement mode transistor to the second gate relative to the second source, allowing current to flow from the second source to the first drain, wherein during the third mode of operation current flows through the first channel and through the second channel.

Patent Citations (159)

Patent	Date	Inventor	Cited By
US3767946(A)	1973-10-01	Berger et al.	Applicant
US4384287(A)	1983-05-01	Sakuma	Applicant
US4665316(A)	1987-05-01	Hodges	Examiner
US4728826(A)	1988-03-01	Einzinger et al.	Applicant
US4808853(A)	1989-02-01	Taylor	Applicant
US5198964(A)	1993-03-01	Ito et al.	Applicant
US5379209(A)	1995-01-01	Goff	Applicant
US5493487(A)	1996-02-01	Close et al.	Applicant
US5637922(A)	1997-06-01	Fillion et al.	Applicant
US5952856(A)	1999-09-01	Horiguchi et al.	Applicant
US6008684(A)	1999-12-01	Ker et al.	Applicant
US6107844(A)	2000-08-01	Berg et al.	Applicant
US6130831(A)	2000-10-01	Matsunaga	Applicant
US6172550(B1)	2001-01-01	Gold et al.	Applicant
US6333617(B1)	2001-12-01	Itabashi et al.	Applicant
US6395593(B1)	2002-05-01	Pendharkar et al.	Applicant
US6434019(B2)	2002-08-01	Baudelot et al.	Applicant
US6521940(B1)	2003-02-01	Vu et al.	Applicant
US6650169(B2)	2003-11-01	Faye et al.	Applicant
US6781423(B1)	2004-08-01	Knoedgen	Applicant
US6900657(B2)	2005-05-01	Bui et al.	Applicant
US7116567(B2)	2006-10-01	Shelton et al.	Applicant
US7304331(B2)	2007-12-01	Saito et al.	Applicant
US7378883(B1)	2008-05-01	Hsueh	Applicant
US7443648(B2)	2008-10-01	Cutter et al.	Applicant
US7449730(B2)	2008-11-01	Kuraguchi	Applicant
US7477082(B2)	2009-01-01	Fukazawa	Applicant
US7501669(B2)	2009-03-01	Parikh et al.	Applicant
US7548112(B2)	2009-06-01	Sheppard	Applicant
US7612602(B2)	2009-11-01	Yang et al.	Applicant
US7639064(B2)	2009-12-01	Hsiao et al.	Applicant
US7714360(B2)	2010-05-01	Otsuka et al.	Applicant
US7719055(B1)	2010-05-01	McNutt et al.	Examiner
US7746020(B2)	2010-06-01	Schnetzka et al.	Applicant
US7755108(B2)	2010-07-01	Kuraguchi	Applicant
US7804328(B2)	2010-09-01	Pentakota et al.	Applicant
US7851825(B2)	2010-12-01	Suh et al.	Applicant
US7855401(B2)	2010-12-01	Sheppard et al.	Applicant
US7875907(B2)	2011-01-01	Honea et al.	Applicant
US7875914(B2)	2011-01-01	Sheppard	Applicant
US7884395(B2)	2011-02-01	Saito	Applicant
US7898004(B2)	2011-03-01	Wu et al.	Applicant
US7906837(B2)	2011-03-01	Cabahug et al.	Applicant
US7915643(B2)	2011-03-01	Suh et al.	Applicant
US7920013(B2)	2011-04-01	Sachdev et al.	Applicant
US7965126(B2)	2011-06-01	Honea et al.	Applicant
US8013580(B2)	2011-09-01	Cervera et al.	Applicant
US2002/0125920(A1)	2002-09-01	Stanley	Applicant
US2002/0153938(A1)	2002-10-01	Baudelot et al.	Examiner
US2003/0178654(A1)	2003-09-01	Thornton	Applicant
US2004/0178831(A1)	2004-09-01	Li et al.	Applicant
US2005/0052221(A1)	2005-03-01	Kohnotoh et al.	Applicant
US2005/0067716(A1)	2005-03-01	Mishra et al.	Applicant
US2005/0077947(A1)	2005-04-01	Munzer et al.	Applicant
US2005/0146310(A1)	2005-07-01	Orr	Applicant
US2005/0189561(A1)	2005-09-01	Kinzer et al.	Applicant
US2005/0189562(A1)	2005-09-01	Kinzer et al.	Applicant
US2005/0218964(A1)	2005-10-01	Oswald et al.	Applicant
US2006/0033122(A1)	2006-02-01	Pavier et al.	Applicant
US2006/0043499(A1)	2006-03-01	De Cremoux et al.	Applicant
US2006/0060871(A1)	2006-03-01	Beach	Applicant
US2006/0102929(A1)	2006-05-01	Okamoto et al.	Applicant
US2006/0108605(A1)	2006-05-01	Yanagihara et al.	Applicant
US2006/0176007(A1)	2006-08-01	Best	Applicant
US2006/0237825(A1)	2006-10-01	Pavier et al.	Applicant
US2006/0238234(A1)	2006-10-01	Benelbar et al.	Applicant
US2006/0261473(A1)	2006-11-01	Connah et al.	Applicant
US2007/0018210(A1)	2007-01-01	Sheppard	Applicant
US2007/0080672(A1)	2007-04-01	Yang	Applicant
US2007/0090373(A1)	2007-04-01	Beach et al.	Applicant
US2007/0146045(A1)	2007-06-01	Koyama	Applicant
US2007/0210329(A1)	2007-09-01	Goto	Applicant
US2007/0278518(A1)	2007-12-01	Chen et al.	Applicant
US2008/0017998(A1)	2008-01-01	Pavio	Applicant
US2008/0018366(A1)	2008-01-01	Hanna	Applicant
US2008/0121876(A1)	2008-05-01	Otsuka et al.	Applicant
US2008/0122418(A1)	2008-05-01	Briere et al.	Applicant
US2008/0136390(A1)	2008-06-01	Briere	Applicant
US2008/0158110(A1)	2008-07-01	Iida et al.	Applicant
US2008/0191342(A1)	2008-08-01	Otremba	Applicant
US2008/0203559(A1)	2008-08-01	Lee et al.	Applicant
US2008/0248634(A1)	2008-10-01	Beach	Applicant
US2008/0272404(A1)	2008-11-01	Kapoor	Applicant
US2008/0283844(A1)	2008-11-01	Hoshi et al.	Applicant
US2009/0032879(A1)	2009-02-01	Kuraguchi	Applicant
US2009/0050936(A1)	2009-02-01	Oka	Applicant
US2009/0072269(A1)	2009-03-01	Suh et al.	Applicant
US2009/0135636(A1)	2009-05-01	Kuzumaki et al.	Examiner
US2009/0167411(A1)	2009-07-01	Machida et al.	Applicant
US2009/0180304(A1)	2009-07-01	Bahramian et al.	Applicant
US2009/0201072(A1)	2009-08-01	Honea et al.	Applicant
US2009/0215230(A1)	2009-08-01	Muto et al.	Applicant
US2009/0218598(A1)	2009-09-01	Goto	Applicant
US2009/0236728(A1)	2009-09-01	Satou et al.	Applicant
US2009/0278513(A1)	2009-11-01	Bahramian et al.	Examiner
US2009/0315594(A1)	2009-12-01	Pentakota et al.	Applicant
US2010/0067275(A1)	2010-03-01	Wang et al.	Applicant
US2010/0073067(A1)	2010-03-01	Honea	Applicant
US2010/0097119(A1)	2010-04-01	Ma et al.	Applicant
US2010/0117095(A1)	2010-05-01	Zhang	Applicant
US2011/0019450(A1)	2011-01-01	Callanan et al.	Applicant
US2011/0025397(A1)	2011-02-01	Wang et al.	Applicant
US2011/0121314(A1)	2011-05-01	Suh et al.	Applicant
US2011/0169549(A1)	2011-07-01	Wu	Applicant
US2011/0249477(A1)	2011-10-01	Honea et al.	Applicant
CN1320298(A)	2001-10-01		Applicant
CN1682445	2005-10-01		Applicant
CN101978589	2011-02-01		Applicant
CN102165694	2011-08-01		Applicant
CN102308387	2012-01-01		Applicant
CN103477543	2013-12-01		Applicant
EP1557948	2005-07-01		Applicant
EP2006991	2008-12-01		Applicant
EP2188842	2010-05-01		Applicant
EP2243213	2010-10-01		Applicant
EP2394303	2011-12-01		Applicant
JP5075040(A)	1993-03-01		Applicant
JP6067744(A)	1994-03-01		Applicant
JP2000-101356	2000-04-01		Applicant
JP2000-124358	2000-04-01		Applicant
JP2003-244943	2003-08-01		Applicant
JP2003-338742	2003-11-01		Applicant
JP2004-147472	2004-05-01		Applicant
JP2004-281454	2004-10-01		Applicant
JP2005-012051	2005-01-01		Applicant
JP2005-210891	2005-08-01		Applicant
JP2006-033723	2006-02-01		Applicant
JP2006-115557	2006-04-01		Applicant
JP2006-115598	2006-04-01		Applicant
JP2006-158185	2006-06-01		Applicant
JP2006-173754	2006-06-01		Applicant
JP2007-036218	2007-02-01		Applicant
JP2007-096203	2007-04-01		Applicant
JP2007-143229	2007-06-01		Applicant
JP2007-215331	2007-08-01		Applicant
JP2007-215389	2007-08-01		Applicant
JP2007-252005	2007-09-01		Applicant
JP2007/294769	2007-11-01		Applicant
JP2008-199771	2008-08-01		Applicant
JP2010-539712	2010-12-01		Applicant
JP2010-512119	2011-04-01		Applicant
JP2012-517699	2012-08-01		Applicant
TW200618252	2006-06-01		Applicant
TW200742079	2007-11-01		Applicant
TW200941920	2009-10-01		Applicant
TW201027912	2010-07-01		Applicant
TW201036155	2010-10-01		Applicant
TW201126686	2011-08-01		Applicant
TW201143017	2011-12-01		Applicant
TW201332085	2013-08-01		Applicant
TW201347143	2013-11-01		Applicant
WO2009/036266	2009-03-01		Applicant
WO2009/102732	2009-08-01		Applicant
WO2010-039463	2010-04-01		Applicant
WO2010/090885	2010-08-01		Applicant
WO2011/053981	2011-05-01		Applicant
WO2011/085260	2011-07-01		Applicant
WO2011/097302	2011-08-01		Applicant
WO2013/085839	2013-06-01		Applicant

Non-Patent Literature (27)

Authorized officer Keon Hyeong Kim, International Search Report and Written Opinion in PCT/US2008/076160, mailed Mar. 18, 2009, 11 pages.Applicant
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2008/076160, mailed Mar. 25, 2010, 6 pages.Applicant
International Search Report and Written Opinion in PCT/US2009/033699 mailed Sep. 21, 2009, 11 pages.Applicant
Authorized officer Dorothée Mülhausen, International Preliminary Report on Patentability in PCT/US2009/033699, mailed Aug. 26, 2010, 6 pages.Applicant
Authorized officer Sung Hee Kim, International Search Report and Written Opinion in PCT/US2009/057554, mailed May 10, 2010, 13 pages.Applicant
Authorized officer Gijsbertus Beijer, International Preliminary Report on Patentability in PCT/US2009/057554, mailed Apr. 7, 2011, 7 pages.Applicant
Authorized officer Sung Chan Chung, International Search Report and Written Opinion in PCT/US2010/021824, mailed Aug. 23, 2010, 9 pages.Applicant
Authorized officer Beate Giffo-Schmitt, International Preliminary Report on Patentability in PCT/US2010/021824, mailed Aug. 3, 2010, 6 pages.Applicant
Authorized officer Bon Gyoung Goo, International Search Report and Written Opinion in PCT/US2010/055129 mailed Jul. 1, 2011, 11 pages.Applicant
Authorized officer Yolaine Cussac, International Preliminary Report on Patentability in PCT/US2010/055129, mailed May 18, 2012, 6 pages.Applicant
Authorized officer Sung Joon Lee, International Search Report and Written Opinion in PCT/US2011/020592, mailed Sep. 19, 2011, 9 pages.Applicant
Authorized officer Philippe Bécamel, International Preliminary Report on Patentability in PCT/US2011/020592, mailed Jul. 19, 2012, 7 pages.Applicant
Authorized officer Kee Yong Park, International Search Report and Written Opinion in PCT/US2011/023485, mailed Sep. 23, 2011, 10 pages.Applicant
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2011/023485, mailed Aug. 16, 2012, 7 pages.Applicant
Chen et al., “Single-Chip Boost Converter Using Monolitically Integrated AlGan/GaN Lateral Field-Effect Rectifier and Normally Off HEMT,” IEEE Electron Device Letters, May 2009, 30(5):430-432.Applicant
Wu et al., “A 97.8% Efficient GaN HEMT Boost Converter with 300-W output Power at 1MHz,” Aug. 2008, Electronic Device Letters, IEEE, 29(8):824-826.Applicant
Japanese Office Action in Application No. 2010-546867, mailed Sep. 24, 2013, 14 pages.Applicant
Chinese Office Action in Application No. 200980110230.0, mailed Jan. 24, 2014, 18 pages.Applicant
Authorized officer Kwak In Gu, International Search Report and Written Opinion in PCT/US2012/026810, mailed Jan. 23, 2013, 10 pages.Applicant
Authorized officer Lingfei Bai, International Preliminary Report on Patentability in PCT/US2012/026810, mailed Sep. 12, 2013, 6 pages.Applicant
Search report and action for Taiwan Invention Application No. 098132132, issued Dec. 6, 2012, 8 pages.Applicant
Napierala et al., “Selective GaN Epitaxy on Si(111) Substrates Using Porous Aluminum Oxide Buffer Layers,” J. Electrochem. Soc., 2006, 153(2):G125-G127.Applicant
Huselstein et al., “Use of the MOSFET Channel Reverse Conduction in an Inverter for Suppression of the Integral Diode Recovery Current,”1993, The European Power Electronics Association, pp. 431-436.Applicant
Examiner John Jepsen, Supplementary European Search Report in Application No. EP 09 71 0449.1, mailed Jun. 27, 2014, 4 pages.Applicant
Search Report and Action in TW Application No. 098104543, issued Feb. 24, 2014, 8 pages.Applicant
Notification of the Fourth Office Action in Chinese Application No. 200980110230.0, mailed Jul. 14, 2014, 12 pages.Applicant
Examiner Katsuya Kawamura, Notice of Reasons for Rejection in Japanese Application No. JP 2010-546867, mailed Jul. 29, 2014, 5 pages.Applicant

Abstract