US 7,679,162 B2Grant

Integrated current sensor package

Issue Date:2010-03-16

•17 Claims

•8 Drawing Sheets

Abstract

An integrated current sensor package includes an integrated circuit having a coil in a metal layer of the circuit. A wire is placed close enough to the coil such that the coil and the wire are inductively coupled with each other.

Metadata

Assignee

Silicon Laboratories Inc.

Inventors

Timothy J. Dupuis
John Pavelka

Application Information

Application Number:US 11/311,517

Filing Date:2005-12-19

Priority Date:2005-12-19

Art Unit:2822

Classifications

IPC:

H01L29/00H01L23/02H01L23/34

Patent Drawings (8 sheets)

Description

Technical Field of the Invention

[0001] The present invention relates to current sensors, and more particularly, to an improved current sensor having low loss, small size, low cost and high accuracy.

Background of the Invention

[0002] Within various circuit implementations, such as power supplies, there is often the need to detect a current provided at a particular point within a circuit to use as feedback for controlling other parts of the circuit. Various solutions are presently used to sense currents within electronic circuits but each of these suffer from various shortcomings. A first approach, illustrated in FIG. 1, utilizes a resistor 102 connected across the inputs of an operational amplifier 104 to provide a voltage V_SENSEthat may be used to determine a current 106. A low value resistor 102 may be used in the range of 10 milliohms. The problem with this approach is the high loss provided by the circuit. This may be overcome by reducing the resistor 102 to reduce the loss, however, this also reduces the signal V_SENSEthat may be detected. The resistor 102 is not integrated and this type of circuit may be used to sense current within direct current (DC) applications.

[0003] Referring now to FIG. 2, there is illustrated a further prior art system utilizing a hall effect device 202 connected across the inputs of an operational amplifier 204. The hall effect device 202 generates a voltage across the inputs of the operational amplifier 204 responsive to the current 206 to provide the output signal V_SENSE. While this approach has a low loss, the use of the hall effect device 202 causes the circuit to have a higher cost, and the accuracy and noise issues are greater within the hall device as the hall voltage is a small value. This circuit may also be used to detect current in a direct current (DC) system.

[0004] Referring now to FIG. 3, there is illustrated the use of a magneto resistive sensor. The magneto resistive sensor consists of a magneto resistive element 302 connected across the inputs of operational amplifier 304 to detect the current 306. The magneto resistive element 302 has the property that the resistance of the element changes with respect to the magnetic field caused by the current 306. This circuit requires the use of special technology which raises the cost of the device. Additionally, accuracy issues arise even though the current may be sensed with very low loss.

[0005] Referring now to FIG. 4, an alternative prior art method for detecting current is through the use of a current transformer 402 is illustrated. The current transformer has a primary side 404 with a single loop and a secondary side 406 with multiple loops. A load resistance 408 is in parallel with the secondary side 406 of the transformer 402. The current transformer 402 is used to detect the current 410. The transformer 402 creates an output current equal to Ip/n with Ip being the detected current and n being the turns ratio of the transformer 402. The resistance of the transformer is reflected to the primary side with the ratio 1/n². A current transformer will only work within alternating current (AC) circuits. While current transformers work well for detecting currents, they are large and have a medium loss level associated therewith. Thus, some method for detecting a current within a power electronic circuit that overcome the shortcomings of these prior art methods would be greatly desirable.

[0006] Another method for measuring currents involves the use of a Rogowski coil. The voltage induced in a Rogowski coil is very small and easily disturbed when measured current is less than, for example, 100 Amps. A Rogowski current transducer has a number of advantages over the current transformer illustrated in FIG. 4. For example, it is linear, has no core saturation effects and has wide band width, wide measurement range and a simple structure. This Rogowski coil comprises a toroidal winding placed around a conductor being measured. It consists of a wire wound on a non-magnetic core. The coil is effectively a mutual inductor coupled to the inductor being measured where the output from the winding is an EMF proportional to the rate of change of current.

Summary of the Invention

[0007] The present invention disclosed and claimed herein, in one aspect thereof, comprises an integrated current sensor package. The integrated current sensor package includes an integrated circuit including a coil in a metal layer of the integrated circuit. A wire is associated with the integrated circuit and placed close enough to the coil such that the coil and the wire are inductively coupled with each other.

Brief Description of the Drawings

[0008] For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying Drawings in which:

[0009] FIG. 1 illustrates a prior art current sensor;

[0010] FIG. 2 illustrates a further prior art current sensor;

[0011] FIG. 3 illustrates yet another prior art current sensor;

[0012] FIG. 4 illustrates a further prior art current sensor;

[0013] FIG. 5a illustrates a coil in close proximity with a large current carrying wire according to the present disclosure;

[0014] FIG. 5b illustrates a perspective cut away view of the integrated circuit, including a coupled coil and wire;

[0015] FIG. 6 is a cross-sectional view of a first embodiment an integrated current sensor package;

[0016] FIG. 7 is a top view of the first embodiment of the integrated current sensor package;

[0017] FIG. 8 is a simulation of the integrated current sensor illustrated in FIGS. 6 and 7;

[0018] FIG. 9 is a cross-sectional view of an alternative embodiment of the integrated current sensor package;

[0019] FIG. 10 is a top view of the alternative embodiment of the integrated current sensor package of FIG. 9;

[0020] FIG. 11 is a simulation of the alternative embodiment of the integrated current sensor package illustrated in FIGS. 9 and 10;

[0021] FIG. 12 is a schematic diagram of the integrated current sensor;

[0022] FIG. 13 is a schematic diagram illustrating the integrated current sensor within a switched power supply circuit;

[0023] FIG. 14 is a timing diagram illustrating operation of the switched power supply circuit of FIG. 13;

[0024] FIG. 15 illustrates a further method for controlling the reset switch of the integrated current sensor;

[0025] FIG. 16 is a top view of the further embodiment of the integrated current sensor package;

[0026] FIG. 17 is a cross-sectional view of the embodiment of the integrated current sensor package in FIG. 16; and

[0027] FIG. 18 is a further cross-sectional view of the embodiment of the integrated current sensor package in FIG. 16.

Detailed Description of the Invention

[0028] Referring now to the drawings, and more particularly to FIG. 5a, there is illustrated a coil 502 in close proximity with a large current carrying wire 504 such that the coil 502 and current carrying wire 504 act as coupled inductors. The coupled inductors, along with on-chip electronics which will be discussed herein below, allow the creation of the V_SENSEsignal which is proportional to the input current I_pin a manner that has very low loss, is very small and is a low cost implementation. This provides a better solution than all of the implementations described with respect to FIGS. 1-4. The current provided through the current carrying wire may be up to 10 amps. The coil 502 is placed very near the current carrying wire 504 in order to create the inductive coupling between the wire 504 and coil 502. The wire 504 only overlaps only one side of the coil 502 such that the winding are all going the same way and the magnetic flux will add together. This causes an induced current in the other side of the coil 502 that is not overlapped by the wire 504.

[0029] Referring now to FIG. 5b, there is illustrated a perspective cut away view of the coil 502 and wire 504 illustrated in FIG. 5a. In this configuration one of the coupled inductors is placed within a silicon dioxide layer 604 on top of a die 606 of an integrated circuit chip. The coil 502 consists of metal runs within the M5 layer of the silicon dioxide layer 604. The wire 504 would rest on the silicon dioxide layer 604 in close enough proximity to the coil 502 such that the current passing through wire 504 would induce another current within the portion of the coil 502 over which the wire 504 was not located.

[0030] There are multiple ways for implementing the coupled inductor configuration illustrated in FIG. 1 within a chip package. The first of these comprises an on-chip solution with bumping copper as illustrated in FIG. 6. Flip chip bump houses can deposit a copper wire 602 on top of a silicon dioxide layer 604 of a die 606. The copper wire 602 may comprise 15 μm of copper. The coil 502 is embedded within the M5 layer of the silicon dioxide layer 604.

[0031] Referring now to FIG. 7, there is illustrated a top view of the package configuration. The copper wire 602 is placed upon the silicon dioxide layer 604 of the die 606 (not shown). The coil 502 is placed within the M5 layer of the silicon dioxide 604 parallel to the wire 502. Bond wires 702 connect the copper wire 502 on the die 606 with external outputs. The bond wires 702 support a maximum current of 1-2 amps, thus many bond wires are required to be connected to the copper wire 602 for higher currents. Additional bond wires 704 connect the silicon dioxide layer 604 of the die 606 to external output pins 706 of the chip. Using the above-described package configuration, a 10 amp sensor may be constructed.

[0032] Referring now to FIG. 8, there is provided a simulation of the inductive coil package illustrated in FIGS. 6 and 7. The coil 802 on the primary side comprises a 500 pH coil. The coil 804 on the secondary side comprises a 2 μH coil. Connected to a first side of the 500 pH coil 802 is a 1.5 milli-ohm resistor in series with a 0.5 milli-ohm resistor 810 which comprises the parasitic capacitance of the coil 802. Connected to one output side of the 2 μH coil 804 is a 20 kiliohm resistor 812 which comprises the parasitic capacitance of the coil 804. The 0.5 milli-ohm transistor 810 comprises the resistance provided by the bond wires and package. Since the copper wire 602 is not too thick and lies very close to the coil 502 of the chip, coupling coefficients between the copper wire 602 and the coil 502 are very good, assuming there is a distance of approximately two micrometers from the M5 layer to the copper wire 602.

[0033] Referring now to FIG. 9, there is illustrated an alternative configuration wherein a package lead frame and flip chip configuration are used. A custom package lead frame may be designed as follows. The die 902 is placed upside down with the silicon dioxide layer 904 suspended a short distance above a large copper slug 906. The copper slug 906 may have a large cross sectional area for low loss. In this embodiment the slug 906 has a 200×200 μm cross section. The die 902 is suspended above the copper slug 906 on solder balls 908. The solder balls 908 rest on top of a lead frame 910. When heat is applied to the circuit, the solder bumps 908 reflow causing the silicon dioxide layer 904 to rest directly upon the copper slug 906. In this design, the die chip 902 would be bumped and then flipped.

[0034] Referring now to FIG. 10, there is illustrated a top view with the silicon dioxide layer 904 resting on top of the copper slug 906. Bond wires 1002 may then be connected to the silicon dioxide layer 904. This design has a very low resistance.

[0035] Referring now to FIG. 11, there is illustrated the simulation of the embodiment illustrated in FIGS. 9 and 10. In this simulation wherein a 200×200 μm copper slug 906 is utilized that is 3 μm away from the coil 502, the primary side consists of a 520 pH coil 1102 in series with a 0.5 milli-ohm resistor 1104. The secondary side consists of 2 μH coil 1106 in series with a 20 kili-ohm resistor 1108. The coupling coefficient is reduced due to the lower current density in the slug.

[0036] Referring now to FIG. 16 there is illustrated a bottom view of a further configuration wherein a lead on chip configuration is used. The lead frame 1602 is connected to the die 1604 by bond wires 1606. The wire 1608 in connected to the die 1604 by tape. The wire 1608, a current carrying conductor, is coupled to a coil in the die 1604.

[0037] Referring now to FIG. 17, there is illustrated a cross sectional view of FIG. 16 along line B-B. The die 1604 is connected to the wire 1608 via the tape 1702 as described previously. The lead frame 1602 connects to the die 1604 via bond wires 1606. The tape 1702 is approximately 75 μm thick. The entire structure is contained within a mold compound 1704. Referring now to FIG. 18, there is illustrated a cross sectional view of FIG. 16 along line A-A.

[0038] Referring now to FIG. 12, there is illustrated a schematic diagram of the electronic circuit necessary for recreating the V_SENSEsignal when detecting the current I_pusing the coupled indicator as illustrated in FIG. 5. The coupled inductor 1202 comprises either of the configuration packages described hereinabove or, alternatively, may comprise a different undescribed configuration package that places the coil in close proximity with the wire to inductively couple them together. The primary side is modeled by inductor 1204 in series with resistor 1206. The secondary side is modeled by inductor 1208 which is connected to a resistor 1210. The resistor 1210 is then connected to ground. The other side of inductor 1208 outputs the induced current I_nwhich is connected to the negative input of an operational amplifier 1212. The positive input of operational amplifier 1212 is connected to ground.

[0039] The current through the secondary is dominated by the resistive loss of resistor 1210 and is the derivative of the primary current. An integrator circuit 1218 is used to integrate the induced current I_n. The integrator circuit 1218 consists of the operational amplifier 1212, a capacitor 1214 connected between the output of operational amplifier 1212 and the negative input of operational amplifier 1212 and a reset switch 1216 connected between the output of operational amplifier 1212 and the negative input of operational amplifier 1212 in parallel with capacitor 1214. Thus, the current I_nmay be determined according to the equation:

[0040]

I_{n} = \frac{Lm}{R_{1}} \frac{ⅆ ip}{ⅆ t}

By integrating on the capacitor 1214 an output voltage V_SENSEis attained according to the following equation:

[0041]

V_{SENSE} = \frac{1}{C} \int I_{n} ⅆ t = \frac{L_{m}}{R_{1} C} \cdot ip

In this case, L_m, the mutual inductance is well controlled, but can vary from part to part due to assembly variations. The capacitance C will vary from part to part and probably can be controlled to +/−5% accuracy. The capacitor 1214 will not have any appreciable temperature coefficient. R₁is dominated by the metal resistance of the coil and will vary from part to part. It is equal to the value of the resistor 1210 and also has a large temperature coefficient.

[0042] In order to obtain overall accuracy for the capacitance C which varies from part to part, a factory calibration using a one time programmable (OTP) memory 1220 can be used. In a preferred embodiment, a low cost 32 bit OTP memory may be utilized. The OTP memory 1220 provides a control variable to a programmable gain amplifier 1222. The first gain stage 1223, consisting of programmable amplifier 1222, programmable resistance 1224 and the OTP memory 1220, compensates for part to part variations of the circuit. The OTP memory 1220 is programmed at the factory based upon measurements made there. The programmable gain amplifier 1222 has its negative input connected to the output of the operational amplifier 1212. A programmable resistance 1224 is connected between the output of the programmable amplifier 1222 and ground. The positive input of programmable amplifier 1222 is connected to the programmable resistance 1224. The value of the programmable resistance 1224, and thus the gain of the first gain stage 1223, is controlled by the values provided from the OTP memory 1220.

[0043] A second gain stage 1226 compensates for differences in the resistance caused by temperature variations in the device. A temperature sensor 1228 and A-D converter 1230 are used to generate a digital temperature value to compensate for the coil resistance temperature coefficient. The temperature sensor 1228 detects the temperature and generates an analog representation of the temperature. The ADC 1230 converts the analog signal into a digital signal. The digital temperature value is provided via a control bus 1231 to control logic 1232. In one embodiment the control logic 1231 may consist of a look-up table. The control table would include various control values associated with particular temperature values. Alternative embodiments may include a microprocessor programmed to control the output according to various temperature levels or other types of digital logic. The control logic 1232 provides a control value to the programmable gain amplifier 1234 and programmable resistance 1236. The negative input of programmable amplifier 1234 is connected to the output of programmable amplifier 1222. The programmable resistor 1236 is connected between the output of programmable amplifier 1234 and ground. The positive input of programmable amplifier 1234 is connected to the programmable resistance 1236. The particular value of the programmable resistance 1236, and thus the gain of the second gain stage 1226, is controlled via the output from the control logic 1232. The output of programmable amplifier 1234 provides the compensated V_SENSEsignal. The code provided by the control logic 1232 is updated during the phase in which the operational amplifier 1212 is reset responsive to a reset signal applied to switch 1216 the reset signal is applied while the sensed current i_pis zero.

[0044] The current sensor is designed to be used in, for example, a switched power supply. When the current i_pis equal to zero, a reset signal may be applied to switch 1216 to reset the capacitor 1214, and the logic value applied to amplifier 1234 via control logic 1232 is updated responsive to the presently sensed temperature from temperature sensor 1228. Referring now to FIG. 13, there is provided one example of how to apply the reset signal to a current sensor 1302 within a buck converter circuit. In this case, the buck converter circuit control signal φ₁is applied to a transistor 1304 having its drain/source path connected between 12 volts and node 1306. A second transistor 1308 has its drain/source path connected between node 1306 and node 1310. Transistor 1308 is controlled by a second control signal φ₂. The current sensor 1302 is connected between node 1310 and ground to detect current i_pand provide a control signal V_SENSE. An inductor 1312 is connected between node 1306 and node 1314. A capacitor 1316 is connected between node 1314 and ground. A load 1318 is also connected between node 1314 and ground. In one embodiment, the reset signal to switch 1216 of the current sensor 1302 may be configured to be the control signal φ₂.

[0045] As illustrated in FIG. 14, the current i_pis zero when signal φ₁goes low and when signal φ₂goes high at, for example, time t₁. Integrator 1218 is reset during phase two when signal φ₂goes high and the current sensor would accept signal φ₂as an input to drive the reset signal to switch 1216, since the current i_pis zero during this time. As can be seen each time the signal φ2 goes high, the current i_pis zero enabling the reset signal to be applied to the integrator circuit 1218.

[0046] Referring now to FIG. 15, there is illustrated an alternative embodiment wherein the reset signal to the reset switch 1216 is generated responsive to a one shot circuit consisting of negative glitch detect circuit 1502 and one shot circuit 1504. When the current i_pgoes low as illustrated, for example, at t₁in FIG. 14, the negative glitch detect circuit 1502 will detect the negative edge of current i_p. In response to this detection, the negative glitch detect circuit 1502 generates a pulse to the one shot circuit 1504. The one shot circuit 1504 then generates the reset signal to the reset switch 1216 responsive to the pulse from the negative glitch detect circuit 1502. Other methods for detecting when the sensed current i_pgoes to zero may also be utilized for generating the reset signal to reset switch 1216. The examples illustrated in FIGS. 13-15 are merely provided as examples of some embodiments thereof.

[0047] Although the preferred embodiment has been described in detail, it should be understood that various changes, substitutions and alterations can be made therein without departing from the scope of the invention as defined by the appended claims.

Claims

Certificate of Correction present

The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.

What is claimed is:

1. A current sensor, comprising:

an integrated circuit die including a coil in a metal layer of the integrated circuit die;

an integrated circuit die package to hold the integrated circuit die; and

a conductor located within the integrated circuit die package and outside of the integrated circuit die, and coupled to receive a current from one or more input terminals of the integrated circuit die package and supply the current to one or more output terminals of the integrated circuit die package, the conductor located such that the coil and the conductor are inductively coupled; and

wherein at least a first region of the conductor is parallel to a horizontal surface of the integrated circuit die and the first region of the conductor is longer than a width of the coil and at least a portion of the first region of the conductor overlaps a portion of the coil.

2. The current sensor of claim 1, wherein the coil is located in a top metal layer of the integrated circuit die.

3. The current sensor of claim 1, wherein the conductor is located on top of the integrated circuit die.

4. The current sensor of claim 1, wherein the conductor comprises copper.

5. The current sensor of claim 1, wherein the conductor is offset from a center of the coil, and at least one half of the coil is non-overlapped by the conductor.

6. The apparatus as recited in claim 1 further comprising a first and second plurality of bond wires coupled to the conductor, the first plurality of bond wires coupled to supply the conductor with the current and the second plurality of bond wires coupled to receive the current from the conductor.

7. The current sensor of claim 1, further including a lead frame for supporting the integrated circuit die in an inverted position above the conductor.

8. The current sensor of claim 7, wherein the lead frame is connected to the inverted integrated circuit die by solder balls.

9. A current sensor, comprising:

a first area of an integrated circuit die containing functional circuitry, the functional circuitry contained in a substrate of the integrated circuit die;

a second area of the integrated circuit die containing an inductor for detecting a current, wherein the inductor comprises a coil in a metal layer of the integrated circuit die;

a conductor located in an integrated circuit package housing the integrated circuit die;

wherein the conductor is coupled to receive a current from one or more input terminals of the integrated circuit die package and to supply the current to one or more output terminals of the integrated circuit die package, the conductor located such that the inductor and the conductor are inductively coupled; and

wherein at least a first region of the conductor is parallel to a horizontal surface of the integrated circuit die and the first region of the conductor is longer than a width of the inductor and at least a portion of the first region of the conductor overlaps a portion of the inductor.

10. The current sensor of claim 9, wherein the coil is located in the top metal layer of the integrated circuit.

11. The current sensor of claim 9 wherein the conductor is formed of copper.

12. A current sensor, comprising:

a first area of an integrated circuit containing functional circuitry, the functional circuitry contained in a substrate of the integrated circuit;

a second area of the integrated circuit containing an inductor for detecting a current, wherein the inductor comprises a coil in a metal layer of the integrated circuit; and

a conductor located in an integrated circuit package housing the integrated circuit, the conductor placed close enough to the coil such that the coil and the conductor are inductively coupled with each other, wherein the conductor overlaps only a first portion of the coil to enable an induced current within the coil responsive to a current in the conductor; and

further including a lead frame for supporting the integrated circuit in an inverted position above the conductor.

13. The current sensor of claim 12, wherein the lead frame is connected to the inverted integrated circuit by solder balls.

14. A method for forming a current sensor comprising:

forming a conductor in an integrated circuit package for housing an integrated circuit die having an inductor, the conductor for carrying current to be sensed, wherein the conductor is disposed with respect to the inductor so as to be inductively coupled to enable a current in the conductor to be measured in the integrated circuit die, the conductor being formed so as to receive a current from one or more input terminals of the integrated circuit die package and to supply the current to one or more output terminals of the integrated circuit die package, and wherein at least a first region of the conductor is formed parallel to a horizontal surface of the integrated circuit die and the first region of the conductor is longer than a width of the inductor and at least a portion of the first region of the conductor is formed so as to overlap a portion of the inductor.

15. The method as recited in claim 14 wherein the conductor is formed of copper.

16. The method as recited in claim 14 wherein the conductor is formed so as to be capable of carrying up to about 10 amps of current.

17. A current sensor, comprising:

an integrated circuit die including a metal coil in a layer of the integrated circuit die;

an integrated circuit die package to hold the integrated circuit die; and

wherein at least a first region of the conductor is parallel to a horizontal surface of the integrated circuit die and the first region of the conductor is longer than a width of the metal coil and at least a portion of the first region of the conductor overlaps a portion of the metal coil.

Patent Citations (75)

Patent	Date	Inventor	Cited By
US4176374(A)	1979-11-01	Eames	Applicant
US4240059(A)	1980-12-01	Wolf et al.	Applicant
US4536706(A)	1985-08-01	Kemper	Applicant
US4691338(A)	1987-09-01	Makino	Applicant
US4926116(A)	1990-05-01	Talisa	Applicant
US4931725(A)	1990-06-01	Hutt et al.	Applicant
US4939541(A)	1990-07-01	Sugiura	Applicant
US5015945(A)	1991-05-01	Radun	Applicant
US5032785(A)	1991-07-01	Mathis et al.	Applicant
US5070317(A)	1991-12-01	Bhagat	Applicant
US5124648(A)	1992-06-01	Webb et al.	Applicant
US5128611(A)	1992-07-01	Konrad	Applicant
US5478773(A)	1995-12-01	Dow et al.	Examiner
US5696441(A)	1997-12-01	Mak et al.	Applicant
US5717327(A)	1998-02-01	Bradford	Applicant
US5815391(A)	1998-09-01	Pelly	Applicant
US5952704(A)	1999-09-01	Yu et al.	Examiner
US5963038(A)	1999-10-01	De Jong et al.	Applicant
US5986341(A)	1999-11-01	Usami et al.	Examiner
US6054329(A)	2000-04-01	Burghartz et al.	Examiner
US6061224(A)	2000-05-01	Allen	Applicant
US6069397(A)	2000-05-01	Cornett et al.	Examiner
US6097203(A)	2000-08-01	Parker et al.	Applicant
US6271655(B1)	2001-08-01	Weber et al.	Applicant
US6274920(B1)	2001-08-01	Park et al.	Examiner
US6291872(B1)	2001-09-01	Wang et al.	Examiner
US6356068(B1)	2002-03-01	Steiner et al.	Applicant
US6384478(B1)	2002-05-01	Pour	Examiner
US6414475(B1)	2002-07-01	Dames et al.	Applicant
US6577115(B1)	2003-06-01	Carpenter	Applicant
US6608361(B2)	2003-08-01	Chang et al.	Examiner
US6661231(B1)	2003-12-01	Arai et al.	Applicant
US6781359(B2)	2004-08-01	Stauth et al.	Applicant
US6791341(B2)	2004-09-01	Shenai et al.	Applicant
US6828770(B1)	2004-12-01	McCauley et al.	Applicant
US6835576(B2)	2004-12-01	Matsuzaki et al.	Examiner
US6964918(B1)	2005-11-01	Fan et al.	Examiner
US6972658(B1)	2005-12-01	Findley et al.	Examiner
US6987307(B2)	2006-01-01	White et al.	Examiner
US7118925(B2)	2006-10-01	Brennan et al.	Examiner
US7196397(B2)	2007-03-01	Chiola et al.	Examiner
US7203047(B2)	2007-04-01	Holce et al.	Applicant
US7227240(B2)	2007-06-01	Knapp et al.	Examiner
US7239123(B2)	2007-07-01	Rannow et al.	Applicant
US7268409(B2)	2007-09-01	Tseng et al.	Examiner
US7292400(B2)	2007-11-01	Bishop	Applicant
US7400025(B2)	2008-07-01	Pitts et al.	Examiner
US7453142(B2)	2008-11-01	Lee et al.	Examiner
US2002/0039667(A1)	2002-04-01	Takaya et al.	Examiner
US2002/0090755(A1)	2002-07-01	Matsuzaki et al.	Examiner
US2002/0105080(A1)	2002-08-01	Speakman	Examiner
US2003/0098505(A1)	2003-05-01	Kimura et al.	Examiner
US2004/0021218(A1)	2004-02-01	Hayama et al.	Examiner
US2004/0263148(A1)	2004-12-01	Takabatake	Applicant
US2005/0003562(A1)	2005-01-01	Bhatt et al.	Examiner
US2005/0007296(A1)	2005-01-01	Endo et al.	Examiner
US2005/0103112(A1)	2005-05-01	Pedersen et al.	Examiner
US2005/0134254(A1)	2005-06-01	Roden et al.	Applicant
US2005/0156587(A1)	2005-07-01	Yakymyshyn et al.	Applicant
US2005/0253055(A1)	2005-11-01	Sprague et al.	Examiner
US2005/0285262(A1)	2005-12-01	Knapp et al.	Examiner
US2006/0020371(A1)	2006-01-01	Ham et al.	Examiner
US2006/0038552(A1)	2006-02-01	Omura et al.	Examiner
US2006/0044088(A1)	2006-03-01	Vaitkus et al.	Examiner
US2006/0061350(A1)	2006-03-01	Myers et al.	Examiner
US2006/0152323(A1)	2006-07-01	Pavier	Examiner
US2006/0181385(A1)	2006-08-01	Hurley	Examiner
US2006/0267724(A1)	2006-11-01	Parsons	Examiner
US2007/0018298(A1)	2007-01-01	Gamand	Examiner
US2007/0072340(A1)	2007-03-01	Sanzo et al.	Examiner
US2007/0114651(A1)	2007-05-01	Marimuthu et al.	Examiner
US2008/0157272(A1)	2008-07-01	Tanaka	Examiner
EP893696(A)	1999-01-01		Applicant
EP1498916(A)	2005-01-01		Applicant
WO2/082109	2002-10-01		Applicant

Non-Patent Literature (18)

Final Office Action dated May 31, 2007 in U.S. Appl. No. 11/311,603, filed Dec. 19, 2005, naming inventors Timothy J. Dupuis, et al.Applicant
“1- and 2-Axis Magnetic Sensors HMC1001/1002, HMC1021/1022,” Honeywell Sensor Products Data Sheet, Rev. B, Apr. 2000, 15 pages.Applicant
ACS704 Data Sheet, Allegro MicroSystems, Inc., (date prior to Oct. 9, 2005 email listing reference) 2 pages.Applicant
ACS704ELC-015 Data Sheet, Allegro MicroSystems, Inc. Rev. 6, 2005, 19 pages.Applicant
“Battery Powered Current Sensor” Ask the Engineer, Honeywell Solid State Electronics Center, 2003, 1 page.Applicant
Friedrich, Andreas P., and Lemme, Helmuth, “The Universal Current Sensor,” Sensors magazine, May 1, 2000, 12 pages.Applicant
Jalebi, Ehsan Abdi et al., Real Time Rotor Bar Current Measurements Using a Rogowski Coil Transmitted Using Wireless Technology, University of Cambridge White Paper, Aug. 9, 2003, 9 pages.Applicant
Jingsheng, Liao et al., “Studies of Rogowski Coil Current Transducer for Low Amplitude Current (100A) Measurement,” IEEE CCECE 2003 Canadian Conference on Electrical and Computer Engineering, vol. 1, May 4-7, 2003, 5 pages.Applicant
Koon, William, “Current Sensing for Energy Metering,” in Conference Proceedings IIC-China/ESC-China 2002, pp. 321-324, 2002.Applicant
“Magnetic Current Sensing,” AN-209, Honeywell Solid State Electronics Center, Apr. 2000, 7 pages.Applicant
Ward, D. A. and Exon, J. La T., “Using Rogowski Coils for Transient Current Measurements,” Engineering Science and Education Journal, Jun. 1993, 9 pages.Applicant
U.S. Appl. No. 11/311,603, filed Dec. 19, 2005, entitled, “Integrated Current Sensor,” naming inventors Timothy J. Dupuis and John Pavelka.Applicant
U.S. Appl. No. 11/428,082, filed Jun. 30, 2006, entitled, “Current Sensor with Reset Circuit,” naming inventors Donald E. Alfano and Timothy J. Dupuis.Applicant
Toru Nakura, Makoto Ikeda, and Kunihiro Asada University of Tokyo, Tokyo, Japan, “On-chip di/dt Detector IP for Power Supply”, D and R Headline News, www.design-reuse.com, pp. 1-9.Applicant
International Search Report, mailed Nov. 2, 2007, for International Application No. PCT/US2006/048325, 4 pages.Applicant
Non-Final Office Action, mailed Dec. 15, 2006, for U.S. Appl. No. 11/311,603, 14 pages.Applicant
Notice of Allowance, mailed Jan. 16, 2008 for U.S. Appl. No. 11/311,603, 10 pages.Applicant
Non-Final Office Action, mailed Jun. 25. 2009. in U.S. Appl. No. 12/167,692, 20 pages.Applicant