US 7,531,393 B2Grant

Non-planar MOS structure with a strained channel region

Issue Date:2009-05-12

•3 Claims

•10 Drawing Sheets

Abstract

An embodiment is a non-planar MOS transistor structure including a strained channel region. The combination of a non-planar MOS transistor structure, and in particular an NMOS tri-gate transistor, with the benefits of a strained channel yields improved transistor drive current, switching speed, and decreased leakage current for a given gate length width versus a non-planar MOS structure with an unstrained channel or planar MOS structure including a strained channel.

Metadata

Assignee

Intel Corporation

Inventors

Brian S. Doyle
Suman Datta
Been-Yih Jin
Robert Chau

Application Information

Application Number:US 11/373,776

Filing Date:2006-03-09

Priority Date:2005-01-18

Art Unit:2822

Classifications

IPC:

H01L21/84

Patent Drawings (10 sheets)

Description

[0001] This is a Divisional Application of Ser. No. 11/039,197 filed Jan. 18, 2005 now U.S. Pat. No. 7,193,279.

Field

[0002] Embodiments of the invention relate to a transistor structure and in particular to a non-planar transistor structure that incorporates a strained channel.

Background

[0003] Traditional planar metal oxide semiconductor (MOS) transistor technology is approaching fundamental physical limits for certain transistor features past which it will be necessary to employ alternate materials, processing techniques, and/or transistor structure to support continued transistor performance improvement according to Moore's Law.

[0004] One such paradigm shift is a non-planar MOS structure. One particular non-planar MOS structure is a non-planar tri-gate transistor. A tri-gate transistor employs a three-dimensional gate structure that permits electrical signals to conduct along the top of the transistor gate and along both vertical sidewalls of the gate. The conduction along three sides of the gates enables, among other improvements, higher drive currents, faster switching speeds, and shorter gate lengths, simultaneously increasing the performance of the transistor while occupying less substrate area versus a planar MOS structure. The tri-gate structure further decreases the amount of current leakage, a problem to which ever shrinking planar MOS devices are prone, by improving the short channel characteristics of the transistor.

[0005] Another paradigm shift involves using strained semiconductor material for various portions of a transistor. Adding tensile or compressive strain to a semiconductor (depending on the particular application) lattice increases the carrier mobility within the strained semiconductor. In particular, for an NMOS device imparting tensile strain to a semiconductor increases the electron mobility (i.e., dominant charge carrier in an NMOS device). The increased carrier mobility in turn allows for higher drive current and corresponding faster switching speeds.

Brief Description of the Drawings

[0006] FIG. 1: illustration of cross section of a silicon on insulator (SOI) substrate

[0007] FIG. 2: illustration of the substrate of FIG. 1 and strained silicon germanium and silicon with a hydrogen implant for Smart Cut process

[0008] FIG. 3: illustration of a cross section of the substrate of FIG. 2 following the Smart Cut formation of strained silicon germanium and silicon

[0009] FIG. 4: illustration of a cross section of the substrate of FIG. 3 following an anneal to form relaxed silicon germanium

[0010] FIG. 5: illustration of a cross section of the substrate of FIG. 4 following the patterning of the relaxed silicon germanium

[0011] FIG. 6: illustration of a cross section of the substrate of FIG. 5 following the formation of strained silicon on the relaxed silicon germanium

[0012] FIG. 7: illustration of a cross section of the substrate of FIG. 6 following the formation of a gate dielectric and gate to form a non-planar MOS structure including a strained channel

[0013] FIG. 8: illustration of a perspective view of the substrate of FIG. 7

[0014] FIG. 9: illustration of the perspective view of FIG. 8 following an implant to form source and drain regions

Detailed Description

[0015] Embodiments of a non-planar MOS transistor structure with a strained channel region will be described. Reference will now be made in detail to a description of these embodiments as illustrated in the drawings. While the embodiments will be described in connection with these drawings, there is no intent to limit them to drawings disclosed herein. On the contrary, the intent is to cover all alternatives, modifications, and equivalents within the spirit and scope of the described embodiments as defined by the accompanying claims.

[0016] Simply stated, an embodiment is a non-planar MOS transistor structure including a strained channel region. The combination of a non-planar MOS transistor structure, and in particular an NMOS tri-gate transistor, with the benefits of a strained channel yields improved transistor drive current, switching speed, and decreased leakage current for a given gate length, gate width, and operating voltage versus a non-planar MOS structure with an unstrained channel or planar MOS structure including a strained channel.

[0017] FIG. 1 illustrates a cross section of a silicon on insulator (SOI) substrate. SOI substrates are well known in the art to increase transistor performance by, among other features, reducing the capacitance that develops in a junction capacitance layer between impurity layers (e.g, impurity doped source and drain regions of a planar MOS structure) and a substrate. For example, in an embodiment, substrate 100 comprises silicon. Atop substrate 100 is a buried oxide 101. In an embodiment, the buried oxide comprises silicon dioxide. Atop the buried oxide 101 is silicon 102. Commercially available, the SOI substrates generally include silicon 102 layers that are approximately 500 angstroms thick. An embodiment, to further reduce the junction capacitance area, planarizes and polishes (e.g., by chemical mechanical polishing or CMP) the silicon 102 to approximately between 20 and 100 angstroms. It is to be understood, however, that the SOI combination of substrate 100, buried oxide 101 and silicon 102 may also be prepared by separation by implanted oxygen (SIMOX), bonded and etched back (BESOI) or hydrogen implant before BESOI process (Smart Cut) as is understood in the art.

[0018] FIG. 2 illustrates the substrate 100 cross section of FIG. 1 including strained silicon germanium 201 and silicon 202 prior to Smart Cut transfer of each to silicon 201 as is well known in the art and has been developed by SOITEC. A particular application of the Smart Cut method involves growing a layer of strained silicon germanium 201 on silicon 202 as a separate substrate that includes a large sacrificial silicon 202 layer as illustrated by FIG. 2. A high dose (i.e., 10¹⁷/cm²) of hydrogen is implanted to a depth either in the silicon 202 adjacent to the strained silicon germanium 201 or to a depth within the silicon germanium layer 201 as illustrated by hydrogen implant 203 (shown deposited within silicon 202). The separate substrate comprised of silicon 202 and strained silicon germanium 201 is brought into contact with the substrate 100 that includes buried oxide 101 and silicon 102. In particular, the surfaces of silicon 102 and strained silicon germanium 201 are joined by chemical hydrophobic bonding after a high temperature anneal. Said differently, the strained silicon germanium 201 bonds by covalent forces to the silicon 102. In an embodiment, the anneal is approximately between 800° C. and 900° C. for approximately 1 hour. The anneal further produces, based on the high dose hydrogen implant 203 in silicon 202, an in-depth weakened layer of silicon 202. As the bonding forces between the silicon 102 and strained silicon germanium 201 are stronger than what the in-depth hydrogen implant 203 weakened region of silicon 202 can support, the sacrificial portion of silicon 202 (or of silicon germanium 201 and silicon 202 if the hydrogen implant 203 resides in the silicon germanium 201) can be cleaved, leaving behind the structure illustrated by FIG. 3. In an embodiment, the remaining silicon 202 (or silicon germanium 201) may be chemically mechanically polished to form a suitable silicon 202 (or silicon germanium 201) surface for subsequent processing steps.

[0019] Silicon and germanium have the same lattice structure; however, the lattice constant of germanium is 4.2% greater than the lattice constant of germanium (the lattice constant of silicon is 5.43 angstroms while the lattice constant of germanium is 5.66 angstroms). A silicon germanium alloy Si_1−xGe_x, x=0.0 to 1.0, has a monotonically increasing lattice constant a x increases from 0.0 to 1.0. Depositing a thin layer of silicon over silicon germanium produces, as the underlying silicon germanium lattice structure coerces the lattice thinly deposited layer of silicon, a silicon layer with tensile strain as the smaller silicon lattice aligns with the larger silicon germanium lattice. Similarly, a thin silicon germanium layer can be grown with compressive strain on a layer of silicon. However, as the deposited layers of strained materials thicken, they tend to relax to their intrinsic lattice structure.

[0020] FIG. 4 illustrates the substrate 100 cross section of FIG. 3 following a high temperature, long duration anneal. In an embodiment, the anneal is approximately between 800° C. and 1100° C. for approximately 1 second to 3 hours. In an anneal of an embodiment, the temperature is approximately 1000° C. and the duration is approximately 2 hours. During the high temperature, long duration anneal, the germanium in the strained silicon germanium 201 diffuses into the silicon 102 and silicon 202. As the germanium diffuses to an approximate constant concentration throughout the strained silicon 201, silicon 102, and silicon 202, it forms relaxed silicon germanium 401. No longer compressively strained by adjacent silicon, the lattice constant of the relaxed silicon germanium 401 increases based on the germanium concentration in the relaxed silicon germanium 401. In an embodiment, the relaxed silicon germanium 401 has a germanium concentration range of approximately 5% to 80% (i.e., approximately 5% to 80% of the silicon lattice sites are occupied by germanium). In an embodiment, the relaxed silicon germanium 401 has a germanium concentration approximately 15%. The relaxed silicon germanium 401 may, based on the pre-anneal doping of silicon 102, strained silicon germanium 201, silicon 202, or a combination thereof (or in an embodiment, a separate relaxed silicon germanium 401 doping process) may be p-doped with any p-dopant known in the art. The p-dopant concentration level of a relaxed silicon germanium 401 embodiment may be approximately between undoped and 6*10¹⁹/cm³. In an embodiment, the p-type dopant concentration level of relaxed silicon germanium 401 is approximately 10¹⁷/cm³.

[0021] FIG. 5 illustrates a cross section of the substrate 100 of FIG. 4 following the lithographic patterning of the relaxed silicon germanium 401 to form a relaxed silicon germanium fin 501. The relaxed silicon germanium fin 501 may be patterned by any method known in the art to pattern silicon germanium. In an embodiment, the relaxed silicon germanium fin is patterned by any dry silicon etch process known in the art. Following the lithographic patterning, relaxed silicon germanium fin 501 of an embodiment has an approximately rectangular cross section as the lithographic patterning is substantially anisotropic and creates substantially vertical relaxed silicon germanium fin 501 sidewalls. In a further embodiment, though not illustrated, the relaxed silicon germanium fin 501 has a substantially trapezoidal cross section, with its top surface spanning a smaller lateral distance than its base adjacent to the buried oxide 101. For both the substantially rectangular and substantially trapezoidal embodiments, the relaxed silicon germanium fin 501 comprises a top and two sidewalls whose width and height dimensions are approximately between 25% and 100% of the transistor gate length, and can have any shape from substantially tall and thin to substantially short and wide. In yet further embodiments, also not illustrated, the relaxed silicon germanium fin 501 has other geometrical cross sections that may include additional sidewalls or may be substantially hemispherical.

[0022] FIG. 6 illustrates a cross section of the substrate 100 of FIG. 5 following the deposition of strained silicon 601. As noted above, the lattice constant of the relaxed silicon germanium fin 501 is larger than the lattice constant of silicon. When a thin layer of silicon is formed atop the relaxed silicon germanium fin 501, provided the silicon has a sufficiently small thickness, the silicon lattice will align with the relaxed silicon germanium fin 501 lattice to form strained silicon 601. As the relaxed silicon germanium fm 501 lattice constant is larger than that of silicon, the subsequently formed strained silicon 601 exhibits tensile strain as the smaller silicon lattice stretches to conform with the relaxed silicon germanium fin 501 lattice. As noted, the tensile strain increases the carrier mobility in the strained silicon 601 that comprises the channel region of a non-planar MOS transistor of an embodiment.

[0023] Strained silicon 601 can be deposited by any method known in the art to deposit crystalline silicon. In an embodiment, the strained silicon 601 is deposited with selective epitaxy such that the silicon grows only on the surface of the relaxed silicon germanium fin 401 and not on the surface of the buried oxide 101 exposed during the pattering of relaxed silicon germanium fin 501. For example, in an embodiment a low pressure chemical vapor deposition process of an embodiment utilizes silane (SiH₄), disilane (Si₂H₄), dichlorol silane (SiH₂Cl₂), and trichlorol silane (SiHCl₃) as a silicon source and HCL as an etching gas for selective growth. In an embodiment, the pressure of the deposition chamber is approximately between 500 millitorr and 500 torr, the temperature of the substrate 100 is approximately between 400° C. and 1100° C., and the total precursor gas flow rate is approximately between 10 sccm and 1000 sccm. It is to be understood that the deposition conditions may vary depending on the size of the deposition chamber. It is to be further understood that the epitaxial deposition forms substantially a single crystal stained silicon 601.

[0024] In an embodiment, the strained silicon 601 is doped with a p-type dopant. In an embodiment the p-type dopant concentration level of strained silicon 601 ranges from approximately undoped to 6*10¹⁹/cm³. It is to be understood that the strained silicon 601 may be doped by any doping method known in the art. In particular, the strained silicon 601 may be doped in situ during its deposition by incorporating dopant precursors in the low pressure chemical deposition process of an embodiment. The strained silicon 601 may alternatively be doped by out diffusion or implant.

[0025] As noted, the cross section of the relaxed silicon germanium fin 501 of an embodiment has a top and two sidewalls. It is important to note that the strained silicon 601 be deposited on the top and on both sidewalls of relaxed silicon germanium fin 501 with substantially uniform thickness for each surface. The strained silicon 601 of an embodiment on the top and sidewalls has a substantially uniform thickness of approximately between 2 nanometers and 10 nanometers In an embodiment, the strained silicon 601 thickness is approximately between 4 and 5 nanometers. In an embodiment, the strained silicon 601 thickness permits deeply depleted or fully depleted channel conditions as is understood in the art.

[0026] FIG. 7 illustrates a cross section of the substrate 100 of FIG. 6 following the deposition of a gate dielectric 701 and gate 702 to illustrate a non-planar, tri-gate transistor cross section. In an embodiment, gate dielectric 701 comprises silicon dioxide. In a further embodiment, gate dielectric 701 comprises a high dielectric constant material like hafnium oxide, hafnium silicate, lanthanum oxide, lanthanum aluminate, zirconium oxide, zirconium silicate, tantalum oxide, titanium oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantanate, or lead zinc niobate. The gate dielectric 701 may be deposited my any method known in the art to deposit a gate dielectric 701 material.

[0027] In an embodiment, the gate dielectric 701 deposition is a blanket deposition. Following the deposition of gate dielectric 701, a gate 702 is deposited. In an embodiment the gate 702 comprises polysilicon, polysilicon with a layer of metal at the high-k gate dielectric 701 interface, or a complete metal gate. In an embodiment, the gate 702 deposition is a blanket deposition. In an embodiment for which the gate dielectric 701 and gate 702 depositions are blanket depositions, each is etched to expose areas of strained silicon 601 that will thereafter form the source and drain of the tri-gate non-planar transistor of an embodiment. Of note is that the gate 702 and underlying gate dielectric 701 of an embodiment extend over all sides (in an embodiment, the top and both sidewalls) of the relaxed silicon germanium fin 501 including strained silicon 601 formed thereon.

[0028] In an alternate embodiment (not illustrated), the gate 702 is only adjacent to the. sidewalls of the relaxed silicon germanium fin 501 and does not extend across the top of the relaxed silicon germanium fin 501. The strained silicon 601 may be formed over the entire exposed surface (i.e., top and both sidewalls) of the relaxed silicon germanium fin 501 or may just be formed on the two sidewalls of the silicon germanium fin 501. Similarly, the gate dielectric 701 may be formed over the entire exposed surface (i.e., top and both sidewalls) of the strained silicon 601 formed atop the relaxed silicon germanium fin 501 or may just be formed on the two sidewalls of strained silicon 601. With such an arrangement, the non-planar transistor of an embodiment resembles a FinFET including strained silicon 601 channel regions.

[0029] FIG. 8 is an illustration of a perspective view of the substrate 100 of FIG. 7 including buried oxide 101, relaxed silicon germanium fin 501, strained silicon 601, gate dielectric 701 and gate 702. In an embodiment, the blanket deposition of gate dielectric 701 and gate 702 have been etched to expose the relaxed silicon germanium fin 501 as described above. It is to be understood that one relaxed silicon germanium fin 501 can operate for many gates 702 and one gate 702 may operate with many relaxed silicon germanium fins 501 to create an array of non-planar, tri-gate MOS transistors.

[0030] FIG. 9 is an illustration of the perspective view of FIG. 8 including an implant 901 to form a source 902 and a drain 903. Well known in the art to form a source and drain, for a MOS transistor, the implant 901 (e.g., an n-type dopant implant for an NMOS device) further decreases the contact resistivity between both the source 902 and drain 903 with subsequently fabricated metal contacts to improve the performance of the non-planar, tri-gate MOS transistor of an embodiment.

[0031] The resulting structure of an embodiment is a non-planar, tri-gate MOS transistor that includes a strained silicon 601 channel. As noted, the tensile strain on the strained silicon 601 lattice increases the electron and hole mobility within the strained silicon 601 lattice to fabricate an NMOS device with improved performance characteristics. Further, in an embodiment, the strained silicon 601 thickness permits deeply depleted or fully depleted conditions to mitigate leakage current while the NMOS device is in an off state (i.e., enhancement mode with zero gate voltage).

[0032] One skilled in the art will recognize the elegance of an embodiment as it combines a non-planar MOS transistor structure with a strained channel material to improve transistor performance.

Claims

What is claimed is:

1. A method comprising:

providing a silicon film on an insulating substrate;

growing a silicon germanium film on a silicon substrate;

bonding the silicon germanium film to the silicon film of said insulating substrate;

removing a portion of said silicon substrate so as to leave a layer of silicon from said silicon substrate on said silicon germanium film on said insulating wafer;

annealing said insulating substrate so as to diffuse germanium from said silicon germanium film into said silicon film on said insulating substrate and into said layer of silicon from said silicon substrate so as to form a relaxed silicon germanium film from said silicon film on said insulating substrate, said silicon germanium film and said layer of silicon from said silicon substrate;

forming a fin having a top surface and two sidewalls from said relaxed said silicon germanium film;

forming a strained silicon layer on said top surface and said sidewalls of said fin;

forming a gate dielectric layer on said strained silicon layer; and

forming a gate electrode on said gate dielectric.

2. The method of claim 1 wherein said annealing produces a substantially uniform composition of germanium in said relaxed silicon germanium film.

3. The method of claim 1 wherein said strained silicon film is doped.

Patent Citations (93)

Patent	Date	Inventor	Cited By
US5124777(A)	1992-06-01	Lee	Applicant
US5338959(A)	1994-08-01	Kim et al.	Applicant
US5346839(A)	1994-09-01	Sundaresan	Applicant
US5466621(A)	1995-11-01	Hisamoto et al.	Applicant
US5545586(A)	1996-08-01	Koh	Applicant
US5563077(A)	1996-10-01	Ha	Applicant
US5578513(A)	1996-11-01	Maegawa	Applicant
US5658806(A)	1997-08-01	Lin et al.	Applicant
US5701016(A)	1997-12-01	Burroughes et al.	Applicant
US5716879(A)	1998-02-01	Choi et al.	Applicant
US5827769(A)	1998-10-01	Aminzadeh et al.	Applicant
US5905285(A)	1999-05-01	Gardner et al.	Applicant
US6251751(B1)	2001-06-01	Chu et al.	Applicant
US6252284(B1)	2001-06-01	Muller et al.	Applicant
US6376317(B1)	2002-04-01	Forbes et al.	Applicant
US6396108(B1)	2002-05-01	Krivokapic et al.	Applicant
US6413802(B1)	2002-07-01	Hu et al.	Applicant
US6475869(B1)	2002-11-01	Yu	Applicant
US6475890(B1)	2002-11-01	Yu	Applicant
US6483156(B1)	2002-11-01	Adkisson et al.	Applicant
US6525403(B2)	2003-02-01	Inaba et al.	Applicant
US6562665(B1)	2003-05-01	Yu	Applicant
US6611029(B1)	2003-08-01	Ahmed et al.	Applicant
US6635909(B2)	2003-10-01	Clark et al.	Applicant
US6645797(B1)	2003-11-01	Buynoski et al.	Applicant
US6680240(B1)	2004-01-01	Maszara	Applicant
US6706571(B1)	2004-03-01	Yu et al.	Applicant
US6709982(B1)	2004-03-01	Buynoski et al.	Applicant
US6716684(B1)	2004-04-01	Krivokapic et al.	Applicant
US6716690(B1)	2004-04-01	Wang et al.	Applicant
US6730964(B2)	2004-05-01	Horiuchi	Applicant
US6756657(B1)	2004-06-01	Zhang et al.	Applicant
US6764884(B1)	2004-07-01	Yu et al.	Applicant
US6835618(B1)	2004-12-01	Dakshina-Murthy et al.	Applicant
US6858478(B2)	2005-02-01	Chau et al.	Applicant
US6884154(B2)	2005-04-01	Mizushima et al.	Applicant
US6921982(B2)	2005-07-01	Joshi et al.	Applicant
US7348284(B2)	2008-03-01	Doyle et al.	Examiner
US2002/0011612(A1)	2002-01-01	Hieda	Applicant
US2002/0036290(A1)	2002-03-01	Inaba et al.	Applicant
US2002/0081794(A1)	2002-06-01	Ito	Applicant
US2002/0166838(A1)	2002-11-01	Nagarajan	Applicant
US2002/0167007(A1)	2002-11-01	Yamazaki et al.	Applicant
US2003/0057486(A1)	2003-03-01	Gambino	Applicant
US2003/0085194(A1)	2003-05-01	Hopkins, Jr.	Applicant
US2003/0098488(A1)	2003-05-01	O'Keeffe et al.	Applicant
US2003/0102497(A1)	2003-06-01	Fried et al.	Applicant
US2003/0111686(A1)	2003-06-01	Nowak	Applicant
US2003/0122186(A1)	2003-07-01	Sekigawa et al.	Applicant
US2003/0143791(A1)	2003-07-01	Cheong et al.	Applicant
US2003/0151077(A1)	2003-08-01	Mathew et al.	Applicant
US2003/0201458(A1)	2003-10-01	Clark et al.	Applicant
US2003/0227036(A1)	2003-12-01	Sugiyama et al.	Applicant
US2004/0031979(A1)	2004-02-01	Lochtefeld et al.	Applicant
US2004/0036118(A1)	2004-02-01	Abadeer et al.	Applicant
US2004/0036127(A1)	2004-02-01	Chau et al.	Applicant
US2004/0061178(A1)	2004-04-01	Lin et al.	Applicant
US2004/0092062(A1)	2004-05-01	Ahmed et al.	Applicant
US2004/0092067(A1)	2004-05-01	Hanafi et al.	Applicant
US2004/0094807(A1)	2004-05-01	Chau et al.	Applicant
US2004/0110097(A1)	2004-06-01	Ahmed et al.	Applicant
US2004/0119100(A1)	2004-06-01	Nowak et al.	Applicant
US2004/0126975(A1)	2004-07-01	Ahmed et al.	Applicant
US2004/0145019(A1)	2004-07-01	Dakshina-Murthy et al.	Applicant
US2004/0166642(A1)	2004-08-01	Chen et al.	Applicant
US2004/0173815(A1)	2004-09-01	Yeo et al.	Applicant
US2004/0173846(A1)	2004-09-01	Hergenrother et al.	Applicant
US2004/0180491(A1)	2004-09-01	Arai et al.	Applicant
US2004/0191980(A1)	2004-09-01	Rios et al.	Applicant
US2004/0195624(A1)	2004-10-01	Liu et al.	Applicant
US2004/0198003(A1)	2004-10-01	Yeo et al.	Applicant
US2004/0227187(A1)	2004-11-01	Cheng et al.	Applicant
US2004/0238887(A1)	2004-12-01	Nihey	Applicant
US2004/0253792(A1)	2004-12-01	Cohen et al.	Applicant
US2004/0256647(A1)	2004-12-01	Lee et al.	Applicant
US2004/0262683(A1)	2004-12-01	Bohr et al.	Applicant
US2004/0262699(A1)	2004-12-01	Rios et al.	Applicant
US2005/0040444(A1)	2005-02-01	Cohen	Examiner
US2005/0093154(A1)	2005-05-01	Kottantharayil et al.	Applicant
US2005/0118790(A1)	2005-06-01	Lee et al.	Applicant
US2005/0127362(A1)	2005-06-01	Zhang et al.	Applicant
US2005/0145941(A1)	2005-07-01	Bedell et al.	Applicant
US2005/0184316(A1)	2005-08-01	Kim	Applicant
US2005/0224797(A1)	2005-10-01	Ko et al.	Applicant
US2005/0227498(A1)	2005-10-01	Furukawa	Applicant
US2005/0230763(A1)	2005-10-01	Huang et al.	Applicant
US2006/0014338(A1)	2006-01-01	Doris et al.	Applicant
EP623963(A1)	1994-11-01		Applicant
EP1202335(A2)	2002-05-01		Applicant
EP1566844(A2)	2005-08-01		Applicant
JP2003-298051	2003-10-01		Applicant
WO2/43151(A)	2002-05-01		Applicant
WO2004/059726(A1)	2004-07-01		Applicant

Non-Patent Literature (37)

V. Subramanian et al., “A Bulk-Si-Compatible Ultrathin-body SOI Technology for Sub-100m MOSFETS” Proceedings of the 57th Annual Device Research Conference, pp. 28-29 (1999).Applicant
Hisamoto et al., “A Folded-channel MOSFET for Deep sub-tenth Micron Era”, 1998 IEEE International Electron Device Meeting Technical Digest, pp. 1032-1034 (1998).Applicant
Huang et al., “Sub 50-nm FinFET: PMOS”, 1999 IEEE International Electron Device Meeting Technical Digest, pp. 67-70 (1999).Applicant
Auth et al., “Vertical, Fully-Depleted, Surroundings Gate MOSFETS On sub-0.1um Thick Silicon Pillars”, 1996 54th Annual Device Research Conference Digest, pp. 108-109 (1996).Applicant
Hisamoto et al., “A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertical Ultrathin SOI MOSFET”, IEEE Electron Device Letters, V. 11(1), pp. 36-38 (1990).Applicant
Jong-Tae Park et al., “Pi-Gate SOI MOSFET” IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, pp. 405-406.Applicant
Hisamoto, Digh et al. “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm”, IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.Applicant
T. Park et al., “Fabrication of Body-Tied FinFETs (Omega MOSFETS) Using Bulk Si Wafers”, 2003 Symposia on VLSI Technology Digest of Technical Papers, Jun. 2003, pp. 135-136.Applicant
A. Burenkov et al., “Corner Effect in Double and Tripe Gate FinFets”, IEEE 2003, pp. 135-138.Applicant
S.T. Chang et al., “3-D Simulation of Strained Si/SiGe Heterojunction FinFETs”, pp. 176-177.Applicant
International Search Report PCT/US2005/010505.Applicant
International Search Report PCT/US2005/020339.Applicant
International Search Report PCT/US 03/26242.Applicant
International Search Report PCT/US 03/39727.Applicant
International Search Report PCT/US 03/40320.Applicant
International Search Report PCT/US2005/000947.Applicant
International Search Report PCT/US2005/035380.Applicant
Jing Guo et al. “Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors” Applied Physics Letters, vol. 80, No. 17, pp. 3192-2194 (Apr. 29, 2002).Applicant
Ali Javey et al., “High-K Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates”, Advance Online Publication, Published online, pp. 1-6 (Nov. 17, 2002).Applicant
Richard Martel et al., “Carbon Nanotube Field Effect Transistors for Logic Applications” IBM, T.J. Watson Research Center, 2001 IEEE, IEDM 01, pp. 159-162.Applicant
Fried, David M. et al., High-Performance P-type Independent-Gate FinFETs, IEEE Electron Device Letters, vol. 25, No. 4, Apr. 2004, pp. 199-201.Applicant
Fried, David M. et al., “Improved Independent Gate N-Type FinFET Fabrication and Characterization”, IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 592-594.Applicant
Kuo, Charles et al. “A Capacitorless Double Gate DRAM Technology for Sub-100-nm Embedded and Stand-Alone Memory Applications, IEEE Transactions on Electron Devices”, vol. 50, No. 12, Dec. 2003, pp. 2408-2416.Applicant
Kuo, Charles et al., “A Capacitorless Double-Gate DRAM Cell Design for High Density Applications”, 2002 IEEE International Electron Devices Meeting Technical Digest, Dec. 2002, pp. 843-846.Applicant
Ohsawa, Takashi et al., “Memory Design Using a One-Transistor Gain Cell on SOI”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1510-1522.Applicant
Tanaka, T. et al., Scalability Study on a Capacitorless 1T-DRAM: From Single-Gate PD-SOI to Double-Gate FinDram, 2004 IEEE International Electron Devices Meeting Technical Digest, Dec. 2004, 4 pages.Applicant
T.M. Mayer et al. “Chemical Vapor Deposition of Fluoroalkylsilane Monolayer Films for Adhesion Control in Microelectromechanical Systems” 2000 American Vacuum Society B 18(5), Sep./Oct. 2000, pp. 2433-2440.Applicant
International Search Report PCT/US2005/033439, mailed Jan. 31, 2006 (7 pgs.).Applicant
International Search Report PCT/US2005/037169, mailed Feb. 23, 2006 (11 pgs.).Applicant
Sung Min Kim, et al., A Novel Multi-channel Field Effect Transistr (McFET) on Bulk Si for High Performance Sub-80nm Application, IEDM 04-639, 2004 IEEE, pp. 27.4.1-27.4.4.Applicant
Yang-Kyu Choi, et al., “A Spacer Patterning Technology for Nanoscale CMOS” IEEE Transactions on Electron Devices, vol. 49, No. 3, Mar. 2002, pp. 436-441.Applicant
W. Xiong, et al., “Corner Effect in Multiple-Gate SOI MOSFETs” 2003 IEEE, pp. 111-113.Applicant
Weize Xiong, et al., “Improvement of FinFET Electrical Characteristics by Hydrogen Annealing” IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, XP-001198998, pp. 541-543.Applicant
Fu-Liang Yang, et al., “5nm-Gate Nanowire FinFET” 2004 Symposium on VLSI Technology Digest of Technical Papers, 2004 IEEE, pp. 196-197.Applicant
Office Action TW Search Report of Appl. 095100641, dated Jul. 31, 2008.Applicant
International Search Report for PCT Application No. PCT/US2006/000378, Mailed May 24, 2006, 5 pgs.Applicant
International Written Opinion for PCT Application No. PCT/US2006/000378, Mailed May 24, 2006, 6 pgs.Applicant

Abstract