US 7,425,499 B2Grant
Methods for forming interconnects in vias and microelectronic workpieces including such interconnects
Issue Date:2008-09-16
•10 Claims
•13 Drawing Sheets
Abstract
Methods for forming interconnects in blind vias or other types of holes, and microelectronic workpieces having such interconnects. The blind vias can be formed by first removing the bulk of the material from portions of the back side of the workpiece without thinning the entire workpiece. The bulk removal process, for example, can form a first opening that extends to an intermediate depth within the workpiece, but does not extend to the contact surface of the electrically conductive element. After forming the first opening, a second opening is formed from the intermediate depth in the first opening to the contact surface of the conductive element. The second opening has a second width less than the first width of the first opening. This method further includes filling the blind vias with a conductive material and subsequently thinning the workpiece from the exterior side until the cavity is eliminated.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- Steven D. Oliver
- Kyle K. Kirby
- William M. Hiatt
Application Information
Application Number:US 10/925,501
Filing Date:2004-08-24
Priority Date:2004-08-24
Art Unit:2812
Classifications
IPC:
H01L21/44
Patent Drawings (13 sheets)
Description
Technical Field
[0001] The present invention relates to forming interconnects in deep vias to electrically couple conductive elements at different elevations of a microelectronic workpiece.
Background
[0002] Microelectronic devices, micromechanical devices, and other devices with microfeatures are typically formed by constructing several layers of components on a workpiece. In the case of microelectronic devices, a plurality of dies are fabricated on a single workpiece, and each die generally includes an integrated circuit and a plurality of bond-pads coupled to the integrated circuit. The dies are separated from each other and packaged to form individual microelectronic devices that can be attached to modules or installed in other products.
[0003] One aspect of fabricating and packaging such dies is forming interconnects that electrically couple conductive components located in different layers. In some applications, it may be desirable to form interconnects that extend completely through the dies or through a significant portion of the dies. Such interconnects electrically couple bond-pads or other conductive elements proximate to one side of the dies to conductive elements proximate to the other side of the dies. Through-wafer interconnects, for example, are constructed by forming deep vias from the backside of the wafer to bond-pads on the front side of the wafer. The vias are often blind vias in that they are closed at one end. The blind vias are then filled with a conductive material. After further processing the wafer, it is eventually thinned to reduce the thickness of the final dies. Solder balls or other external electrical contacts are subsequently attached to the through-wafer interconnects at the backside of the wafer.
[0004] One concern of forming through-wafer interconnects in blind vias is that it is difficult to form such deep, narrow holes in the wafer. The blind vias are often formed at a stage when the workpieces are approximately 750-1,500 μm thick. The blind vias can be formed by etching the holes through a significant portion of the workpiece, but etching deep, narrow holes requires a significant amount of time. Moreover, the depth of the holes is difficult to control and the etchant may damage features on the backside of the workpiece.
[0005] The blind vias are also formed by laser drilling holes into the workpiece. Laser drilling deep, narrow holes through the workpiece is not practical in several applications. First, it is difficult to control the depth of the holes. More specifically, the bond-pad may not be exposed if the hole is not deep enough, or the bond-pad may be ablated if the hole is drilled too deep. Second, laser drilling deep into the workpiece produces large heat-affected zones that may affect neighboring structures within the wafer and slag that is difficult to clean. Therefore, etching or laser drilling such deep, high aspect ratio holes in a workpiece at this stage of the fabrication process may not be practical in many applications.
[0006] Another concern of forming through-wafer interconnects is that it is difficult to fill deep, narrow blind vias. Vapor deposition processes, for example, may not uniformly cover the sidewalls in such holes, and this may cause the openings of the holes to be “pinched-off” before the holes are filled with the conductive material. The resulting interconnects may have voids. Plating processes may also produce voids because the seed layers have similar nonuniformities that cause the plating rate to be higher at the openings than deep within the vias.
[0007] Furthermore, it is not feasible to further thin the workpieces before forming the interconnects because the workpiece may not have sufficient structural integrity to withstand the automatic handling equipment used in subsequent processes. For example, very thin wafers easily flex and will partially conform to vacuum chunks used in handling the wafer. Such thin wafers are also very delicate and are easily damaged or broken. Therefore, there is a need to more effectively form blind vias and other deep holes in microfeature workpieces.
Brief Description of the Drawings
[0008] FIGS. 1A-1E are cross-sectional views illustrating a portion of a workpiece at stages of a method for forming interconnects in accordance with an embodiment of the invention.
[0009] FIGS. 2A-2B are cross-sectional views illustrating a portion of a workpiece in more detail at stages of a method for forming interconnects in accordance with an embodiment of the invention.
[0010] FIGS. 3A-3D are cross-sectional views illustrating a portion of a workpiece at stages of a method for forming interconnects in accordance with another embodiment of the invention.
[0011] FIG. 4 is a cross-sectional view of a portion of a workpiece illustrating a stage of a method for forming interconnects in accordance with yet another embodiment of the invention.
[0012] FIGS. 5A-5E are cross-sectional views of a portion of a workpiece illustrating stages of a method for forming interconnects in accordance with another embodiment of the invention.
[0013] FIGS. 6A-6C are cross-sectional views of a portion of a workpiece illustrating stages of a method for forming interconnects in accordance with still another embodiment of the invention.
[0014] FIGS. 7A-7C are cross-sectional views of a portion of a workpiece illustrating stages of a method in accordance with another embodiment of the invention.
Detailed Description
A. Overview
[0015] The following disclosure describes several embodiments of methods for forming interconnects in blind vias or other types of holes, and microelectronic workpieces having such interconnects. The blind vias extend to contact surfaces of conductive elements, and the interconnects engage the conductive elements to electrically couple the conductive elements with other features at a different level of the workpiece. As explained below, many embodiments of the invention efficiently form the blind vias and also fill the blind vias with a conductive material in a manner that mitigates voids.
[0016] The blind vias can be formed by first removing a significant thickness of material from selected regions of the back side of the workpiece using a fast bulk removal process without thinning the entire workpiece. The bulk removal process, for example, can form a first opening that extends to an intermediate depth within the workpiece but does not extend to the contact surface of the electrically conductive element. The first opening can be formed with an abrasive disk, a laser, or an isotropic etch that quickly removes the material to the intermediate level. The first opening can be a trench or other depression having a first width larger than the desired width for the interconnects. After forming the first opening, a second opening is formed from the intermediate level in the first opening to the contact surface of the conductive element. The second opening has a second width less than the first width of the first opening. The second opening can be formed using a more precise laser or etching process. This two-step process is expected to reduce the time required to form the blind vias for the interconnects, provide better control for end-pointing the depth of the vias, and reduce undesirable collateral damage to the workpiece (e.g., heat-affected zones, etc.).
[0017] One embodiment of a method for forming an interconnect comprises forming a plurality of cavities in the workpiece and constructing blind vias from the cavities to the contact surfaces of the conductive elements. The cavities have a first width at a first exterior side of the workpiece and a depth extending to an intermediate level in the workpiece. The blind vias extend from the intermediate level in the cavities to the contact surfaces of the conductive elements. The blind vias have a second width less than the first width of the cavities. Several embodiments of this method further include filling the blind vias with a conductive material and subsequently thinning the workpiece from the exterior side until the cavities are eliminated. The workpiece can be thinned by removing material from the exterior surface of the workpiece to form a back surface at least at the intermediate depth. For example, the backside of the workpiece can be ground and/or planarized until the back surface is formed between the contact surfaces of the conductive elements and the intermediate level of the cavities.
[0018] Another embodiment of a method for forming an interconnect includes removing a selected region of the workpiece to form a large area depression in the workpiece having a first width and an end-surface. The end-surface is spaced apart from the contact surface of the conductive element. This embodiment further includes forming a blind via extending from the end-surface of the depression to the contact surface of the conductive element. The blind via has a second width less than the first width of the depression. Additional embodiments of this method further include depositing a conductive material into the blind via until the blind via is filled with the conductive material, and terminating the deposition of the conductive material into the blind via before the depression is filled with the conductive material.
[0019] Another aspect of the invention is directed toward microelectronic workpieces having suitable structures for forming interconnects engaged with a contact surface of a conductive element. In one embodiment, a microelectronic workpiece includes a substrate having a plurality of microelectronic dies at an active side of the substrate. The dies include conductive elements having blind contact surfaces (e.g., contact surfaces that are not exposed on an exterior surface of the workpiece). The workpiece further includes a cavity in a backside of the substrate and a via extending further into the substrate from the cavity. The cavity has a first width at the backside and a first depth extending from the backside to an intermediate level between the active side and the backside. The via is aligned with the cavity and extends from the intermediate level in the cavity to a contact surface of one of the conductive elements. The via has a second width less than the first width of the cavity. The workpiece further includes conductive material in the via. The conductive material fills the via, but not the cavity, such that a void remains in the cavity after filling the via. The void in the cavity, more specifically, can be an unoccupied depression that is eliminated after the wafer has been thinned.
[0020] Another embodiment of a microelectronic workpiece includes a substrate having a plurality of dies at an active side of the substrate. The workpiece further includes a first opening extending from a backside of the substrate to an intermediate level within the substrate. The first opening is located in a sacrificial portion of the substrate that is subsequently removed when the workpiece is thinned. The workpiece can further include a second opening aligned with the first opening. The second opening extends to a contact surface at one of the conductive elements. The second opening is at least partially filled with a conductive material.
[0021] Specific details of several embodiments of the invention are described below with reference to through-wafer interconnects extending from a bond-pad proximate to the active side of a workpiece, but the methods and workpieces described below can be used for other types of interconnects within microelectronic workpieces. Several details describing well-known structures or processes often associated with fabricating microelectronic devices are not set forth in the following description for purposes of clarity. Also, several other embodiments of the invention can have different configurations, components or procedures than those described in this section. A person of ordinary skill in the art, therefore, will accordingly understand that the invention may have other embodiments with additional elements, or the invention may have other embodiments without several of the elements shown and described below with reference to FIGS. 1A-7C .
B. Forming Interconnects in Blind Vias
[0022] FIGS. 1A-1E illustrate forming blind vias and interconnects in a workpiece 10 in accordance with an embodiment of the invention. FIG. 1A illustrates the workpiece 10 at an initial stage before the blind vias and interconnects have been formed. The workpiece 10 can include a substrate 12 having a first side 14 and a second side 16. The workpiece 10 can also include a plurality of microelectronic dies 20 at the second side 16 of the substrate 12. Each microelectronic die 20 can include an integrated circuit 22 and a plurality of conductive elements 24 operatively coupled to the integrated circuit 22. The conductive elements 24 shown in FIG. 1A are internal features, such as bond-pads that have not been exposed at the second side 16, that include contact surfaces 26. In the embodiment shown in FIG. 1A , the contact surfaces 26 are blind or embedded surfaces in that they are not at the exterior of the workpiece 10.
[0023] FIG. 1B illustrates the workpiece 10 at a bulk removal stage of the method in which the workpiece 10 has been inverted such that the first side 14 faces upward and the second side 16 faces downward. At this stage, one or more first openings 30 are formed in the workpiece 10. The first openings 30 can be cavities or depressions having a first width W1 at the first side 14 of the substrate 12 and a depth D at an intermediate level within the workpiece. More specifically, the first openings 30 can have one or more sidewalls 34 separated by the first width W1 and an end-surface 32 at the depth D. The depth D of the first openings 30 is selected to reduce the thickness of the workpiece 10 from an initial thickness Ti to a thickness at least proximate to a final desired thickness Tf in regions of the workpiece aligned with the conductive elements 24. The end-surface 32 of the first openings 30 is accordingly located at a level within the workpiece 10 at least proximate to the desired final thickness Tf after thinning the workpiece. As a result, the first openings 30 are located in a sacrificial portion of the workpiece 10 that is removed when the workpiece is thinned.
[0024] The first openings 30 can be a pattern of trenches or holes. The first openings 30, for example, can be formed using wet etches, dry etches, lasers, abrasive disks, abrasive-tipped routers, and/or Microelectrode discharge units. A laser can quickly form the first openings 30 using the “trepan” method in which the laser beam makes multiple passes across the wafer in straight, square or circular patterns. Abrasive disks are well suited for forming trench-type first openings 30 by cutting a pattern of trenches into the first side. One aspect of forming the first openings 30 using lasers, abrasive articles, and aggressive etches is that the large area depressions are quickly formed in a sacrificial portion of the workpiece 10 without thinning the entire workpiece.
[0025] FIG. 1C illustrates the workpiece 10 at a fine removal stage in which a plurality of second openings 40 are formed in the workpiece 10. The second openings 40 extend from the intermediate depth at the end-surfaces 32 of the first openings 30 to the contact surfaces 26 of the conductive elements 24. The first openings 30 and the second openings 40 have substantially different widths in the embodiment shown in FIG. 1C . For example, the second openings 40 have a second width W2 at the intermediate level of the end-surfaces 32 that is less than the first width W1 of the first openings 30. The second width W2 is generally approximately equal to the desired width of the interconnects, and the depth of the second openings 40 is at least as long as the desired length of the interconnects. The second openings 40 accordingly provide blind vias into which a conductive material is deposited to form the interconnects. As explained in more detail below with reference to FIGS. 2A-4 , the second openings 40 can be formed using laser drilling techniques, etching processes, or other suitable techniques for forming precise holes in the workpiece.
[0026] FIG. 1D illustrates a filling stage in which a conductive material 50 is deposited onto the workpiece 10 to fill the second openings 40. The portions of the conductive material 50 in the second openings 40 define interconnects 52. The conductive material 50 deposited onto the workpiece 10 fills at least a portion of the second openings 40; the conductive material 50 preferably completely fills the second openings 40. The first openings 30, however, need not be completely filled by the conductive material 50. As such, an unoccupied void 60 can remain in the first openings 30 after filling the second openings 40 with the conductive material 50. In the embodiment shown in FIG. 1D , the conductive material 50 can be deposited using vapor deposition processes, plating processes, and/or other suitable processes for filling the second openings 40. Several specific embodiments of filling the second openings 40 with the conductive material 50 are described below with reference to FIGS. 5A-7C .
[0027] FIG. 1E illustrates a thinning stage in which the workpiece 10 is thinned to the desired final thickness Tf. The workpiece 10 can be thinned by dry grinding, wet grinding, and/or planarizing (e.g., CMP). In the illustrated embodiment, the workpiece 10 has been thinned from the original first side 14 to a back surface 18. The back surface 18 is formed at a level between the contact surfaces 26 and the end-surfaces 32 (FIGS. 1B and 1C ). In several applications, the initial thickness Ti of the workpiece is approximately 750 μm, and the final thickness Tf is approximately 150-350 μm. The thinning stage accordingly eliminates the first openings 30 (FIGS. 1B-1D ) and forms the back surface 18 at a level within the workpiece 10 such that the interconnects 52 are electrically isolated from each other.
[0028] Several embodiments of forming the interconnects 52 illustrated in FIGS. 1A-1E are expected to provide several advantages compared to laser drilling or etching conventional blind vias. For example, the second openings 40 can be formed faster because the first openings 30 are formed using fast bulk removal processes. The slower, more precise processes for forming the second openings 40 accordingly do not need to remove as much material from the workpiece 10 compared to conventional processes. As a result, several embodiments of the method illustrated in FIGS. 1A-1E should increase the throughput of forming deep interconnects.
[0029] Another advantage of several of the embodiments of the method illustrated in FIGS. 1A-1E is that the narrow second openings 40 have a much lower aspect ratio compared to conventional holes having the same width W2 from the initial thickness Ti to the contact surfaces 26. This provides a significant benefit because conventional high aspect ratio holes extending completely through the initial thickness Ti of the workpiece 10 are difficult to fill with conductive material without forming voids or other discontinuities in the interconnects. The lower aspect ratio second openings 40 are much easier to fill with the conductive material, and many more deposition techniques can be used to fill the second openings 40.
[0030] Still additional advantages of several of the embodiments of the method illustrated in FIGS. 1A-1E is that the width and depth of the second openings 40 can be accurately controlled and heat-affected zones can be mitigated. For example, compared to laser drilling through the entire initial thickness Ti of the workpiece 10, the second openings 40 can be formed through the much thinner portion of the workpiece between the contact surfaces 26 and the end-surfaces 32. This requires less energy and results in smaller heat-affected zones, less slag in the holes, and better end-pointing to avoid over-ablation or under-ablation.
[0031] The embodiments of the individual stages illustrated and described with reference to FIGS. 1A-1E can be executed by several different sub-processes. FIGS. 2A-4 illustrate several embodiments of the fine removal stage for forming the second openings 40, and FIGS. 5A-7C illustrate several embodiments of the filling stage for filling the second openings 40 and the thinning stage for thinning the workpiece. The more detailed embodiments of the stages shown in FIGS. 2A-7C are provided in addition to the general embodiments of these stages described above with reference to FIGS. 1A-1E . As such, the embodiments of the stages described in FIGS. 1A-1E are not limited to the embodiments of the stages described with reference to FIGS. 2A-7C .
C. Embodiments of Methods for Forming the Second Openings
[0032] FIGS. 2A and 2B are schematic cross-sectional views illustrating one embodiment of the fine removal stage for forming the second openings 40 (FIG. 1C ). Like reference numbers refer to like components in FIGS. 1A-2B . Referring to FIG. 2A , this stage includes aligning a laser beam L with a conductive element 24 and directing the laser beam L through the first hole 30. As shown in FIG. 2B , the laser beam L ablates the substrate starting at the end-surface 32 of the first opening 30 and finishing at the contact surface 26 of the conductive element 24. This process is then repeated at each conductive element 24 to form a plurality of the openings 40. Because the distance between the contact surface 26 and the end-surface 32 is significantly less than the distance between the contact surface 26 and the first side 14, the second opening 40 can be formed with much more precision than conventional methods. As explained above with reference to FIGS. 1D and 1E , the second openings 40 can be filled with a conductive material and the workpiece 10 can be thinned to form interconnects in the second openings.
[0033] FIGS. 3A-3D illustrate another embodiment of the fine removal stage for forming the second openings 40. FIG. 3A illustrates a portion of the workpiece 10 as described above with reference to FIG. 1B , and thus like reference numbers refer to like components in FIGS. 1A-3D . Referring to FIG. 3B , this stage includes depositing a seed layer 310 onto the workpiece 10 using a vapor deposition process and depositing a layer of electrophoretic resist 320 onto the seed layer 310 using known plating techniques or other techniques. This embodiment also includes patterning the resist layer 320 to form openings 330 aligned with corresponding conductive elements 24 (only one opening 330 and one conductive element are shown).
[0034] This stage continues with a two-phase etching process to form the second opening 40. Referring to FIG. 3C , the first phase of the etching process selectively removes the silicon of the substrate to an oxide formation (not shown) on the contact surface 26. Referring to FIG. 3D , the second phase of the etching process selectively removes the oxide from the contact surface 26. The two-phase etching process illustrated in FIGS. 3C and 3D is advantageous because the oxide formation on the contact surface 26 provides an etch stop for the first phase of the process, and the metal contact surface 26 provides an etch stop for the second phase of the process. As such, this embodiment of the fine removal stage can precisely end-point the second opening 40 at the contact surface 26.
[0035] FIG. 4 illustrates another embodiment of the fine removal stage for forming the second opening 40. In this embodiment, the electrophoretic resist layer 320 is deposited and patterned to form the opening 330 as described above with reference to FIG. 3B . The second opening 40, however, is formed using a single-phase etching process that etches through the seed layer 310 and the workpiece 10 from the end-surface 32 to the contact surface 26.
D. Embodiments of Methods for Filling the Second Openings
[0036] After forming the second openings 40 to expose the contact surfaces 26 of the conductive elements 24, the second openings 40 are filled with a conductive material and the workpiece is thinned to construct the interconnects as described above with reference to FIGS. 1D and 1E . FIGS. 5A-7C illustrate several embodiments of filling the second openings 40 and thinning the workpiece 10.
[0037] FIGS. 5A-5E illustrate an embodiment of filling the second openings 40 using a plating process. Referring to FIG. 5A , this embodiment of the filling stage includes depositing an oxide layer 500 on the workpiece 10 to form a dielectric liner in the second opening 40. As shown in FIG. 5B , the method continues by spacer etching the workpiece 10 to selectively etch the oxide 500 from surfaces that are transverse to the direction of the etchant. For example, when the back side 14 of the workpiece 10 is perpendicular to the direction of the etchant, the spacer etch removes the oxide layer 500 from the back side 14, the end-surface 32, and an interface region 28 of the contact surface 26. The portions of the oxide layer 500 on the sidewall of the second opening 40 and the sidewall 34 of the first opening 30 remain on the workpiece 10. As such, the sidewall of the second opening 40 is lined with a dielectric layer to electrically insulate the substrate 12.
[0038] FIGS. 5C and 5D illustrate one embodiment for plating conductive material into the second opening 40. Referring to FIG. 5C , this embodiment of the filling stage includes depositing a seed layer 510 onto the workpiece 10. The seed layer 510 can be deposited using vapor deposition techniques, such as chemical vapor deposition, physical vapor deposition and/or atomic layer deposition. Suitable materials for the seed layer 510 include copper, tungsten, cobalt, aluminum and other materials used in the semiconductor industry. In some applications (e.g., plating copper), a barrier layer (e.g., tantalum) is generally deposited onto the workpiece before depositing the seed layer 510. Referring to FIG. 5D , this stage can continue by applying an electrical potential to the seed layer 510 at one polarity and to an electrode in a plating bath (not shown) at an opposite polarity to plate a conductive layer 520 onto the seed layer 510. In other embodiments, electroless plating processes can be used to plate the conductive layer 520 onto the seed layer 510. The conductive layer 520 can fill the second openings 40 without voids because the aspect ratio of the second openings 40 can be low enough to avoid pinch-off. The conductive layer 520 typically does not completely fill the first openings 30 such that the first openings 30 have the unoccupied void 60 after filling the second openings 40. The conductive layer 520 can include copper, gold, nickel or other suitable materials or alloys of materials having the desired conductivity.
[0039] FIG. 5E illustrates an embodiment of the thinning stage after the workpiece 10 has been thinned to electrically isolate the conductive material 520 in the second opening 40. An interconnect 530 formed by this embodiment is defined by the portions of the seed layer 510 and conductive layer 520 remaining in the second opening 40. The portion of the oxide layer 500 remaining in the second opening 40 electrically isolates the interconnect 530 from the substrate 12. The workpiece 10 can be thinned in a manner described above with reference to FIG. 1E .
[0040] FIGS. 6A-6C illustrate another embodiment of the filling stage in which conductive material is plated into the second opening 40 to form an interconnect. FIG. 6A illustrates the workpiece 10 after lining the sidewall of the second opening 40 with the oxide 500 in a manner similar to the embodiment described above with reference to FIG. 5B . The embodiment shown in FIG. 6A further includes removing material from the second side 16 of the workpiece 10 to expose a bond-pad surface 29 of the conductive element 24. FIG. 6B illustrates the workpiece 10 in a bottom-up plating process that selectively fills the second opening 40 with a plug of conductive material 600. In this embodiment, a conductive member 610 engages the workpiece 10 such that the bond-pad surface 29 presses against the conductive member 610. This embodiment continues by placing the workpiece 10 in a plating solution 620 and applying an electrical potential to the electrical member 610 and an electrode 630. An electrical current accordingly passes through the conductive element 24 such that the ions in the plating solution 620 plate onto the contact surface 26 and progressively plate onto each other toward the end-surface 32. The plating process can be terminated when the second opening 40 is either fully or partially filled with the conductive material 600. FIG. 6C illustrates the workpiece 10 after it has been thinned to form an interconnect 610 in the second opening 40.
[0041] FIGS. 7A-7C illustrate still another embodiment of the filling stage for depositing a conductive material into the second opening 40. Referring to FIG. 7A , the contact surface 26 is cleaned using a wash to remove any oxide from the contact surface 26 and to form a thin layer 700 of conductive material on the contact surface 26. Referring to FIG. 7B , this embodiment continues by plating a conductive material 710 into the second opening 40 using an electroless plating process. In one embodiment, the electroless plating process can be a nickel “bottom-up” plating process that fills the remainder of the second opening 40 with nickel. In other embodiments, the electroless plating process can plate only a thin layer of nickel (e.g., five microns), and the remainder of the second opening 40 can be filled using a solder deposit to form plugs, posts or other structures in the second opening. FIG. 7C illustrates the workpiece 10 after it has been thinned to form an interconnect 720 defined by the layer 700 and the conductive material 710.
[0042] From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
Claims
We claim:
1. A method of forming an interconnect engaged with a blind contact surface of a conductive element of a microelectronic workpiece, the method comprising:
forming a first opening in the workpiece, the first opening having a first width and extending from an exterior face of the workpiece to an intermediate depth within the workpiece;
forming a second opening extending from the intermediate depth in the first opening to the contact surface, wherein the second opening has a second width less than the first width;
filling the second opening with a conductive material; and
removing material from the exterior face of the workpiece to form a surface at least at the intermediate depth of the first opening.
2. The method of claim 1 wherein forming the first opening comprises forming a cavity into the exterior face and forming the second opening comprises constructing a blind via.
3. The method of claim 2 wherein:
forming the cavity comprises cutting a trench into the workpiece such that a portion of the trench is aligned with the conductive element;
constructing the blind via comprises a two-phase etching procedure including a first phase in which a first etchant etches from the trench to an oxide on the contact surface and a second phase in which a second etchant etches from the oxide to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via.
4. The method of claim 2 wherein:
forming the cavity comprises cutting a trench into the workpiece such that a portion of the trench is aligned with the conductive element;
constructing the blind via comprises etching from the trench to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via using a bottom-up plating process.
5. The method of claim 2 wherein:
forming the cavity comprises cutting a trench into the workpiece using a laser and/or an abrasive tool such that a portion of the trench is aligned with the conductive element;
constructing the blind via comprises etching from the trench to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via.
6. The method of claim 2 wherein:
forming the cavity comprises cutting a trench into the workpiece using a laser and/or an abrasive such that a portion of the trench is aligned with the conductive element;
constructing the blind via comprises a two-phase etching procedure including a first phase in which a first etchant etches from the trench to an oxide on the contact surface and a second phase in which a second etchant etches from the oxide to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via using a bottom-up plating process.
7. The method of claim 2 wherein:
forming the cavity comprises cutting a hole into the workpiece such that a portion of the hole is aligned with the conductive element;
constructing the blind via comprises a two-phase etching procedure including a first phase in which a first etchant etches from the hole to an oxide on the contact surface and a second phase in which a second etchant etches from the oxide to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via.
8. The method of claim 2 wherein:
forming the cavity comprises cutting a hole into the workpiece such that a portion of the hole is aligned with the conductive element;
constructing the blind via comprises etching from the hole to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via using a bottom-up plating process.
9. The method of claim 2 wherein:
forming the cavity comprises cutting a hole into the workpiece using a laser and/or an abrasive tool such that a portion of the hole is aligned with the conductive element;
constructing the blind via comprises etching from the hole to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via.
10. The method of claim 2 wherein:
forming the cavity comprises cutting a hole into the workpiece using a laser and/or an abrasive such that a portion of the hole is aligned with the conductive element;
constructing the blind via comprises a two-phase etching procedure including a first phase in which a first etchant etches from the hole to an oxide on the contact surface and a second phase in which a second etchant etches from the oxide to the contact surface; and
filling the second opening with a conductive material comprises plating the conductive material into the blind via using a bottom-up plating process.
Patent Citations (405)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US2821959(A) | 1958-02-01 | Franz | Applicant |
| US3006318(A) | 1961-10-01 | Monroe, Jr. et al. | Applicant |
| US3345134(A) | 1967-10-01 | Heymer et al. | Applicant |
| US3865298(A) | 1975-02-01 | Allen et al. | Applicant |
| US4368106(A) | 1983-01-01 | Anthony | Applicant |
| US4534100(A) | 1985-08-01 | Lane | Applicant |
| US4608480(A) | 1986-08-01 | Bizot et al. | Applicant |
| US4614427(A) | 1986-09-01 | Koizumi et al. | Applicant |
| US4660063(A) | 1987-04-01 | Anthony | Applicant |
| US4756765(A) | 1988-07-01 | Woodroffe | Applicant |
| US4768291(A) | 1988-09-01 | Palmer | Applicant |
| US4906314(A) | 1990-03-01 | Farnworth et al. | Applicant |
| US4959705(A) | 1990-09-01 | Lemnios et al. | Applicant |
| US4964212(A) | 1990-10-01 | Deroux-Dauphin et al. | Applicant |
| US4984597(A) | 1991-01-01 | McConnell et al. | Applicant |
| US5024966(A) | 1991-06-01 | Dietrich et al. | Applicant |
| US5026964(A) | 1991-06-01 | Somers et al. | Applicant |
| US5027184(A) | 1991-06-01 | Soclof | Applicant |
| US5037782(A) | 1991-08-01 | Nakamura et al. | Applicant |
| US5123902(A) | 1992-06-01 | Muller et al. | Applicant |
| US5130783(A) | 1992-07-01 | McLellan | Applicant |
| US5145099(A) | 1992-09-01 | Wood et al. | Applicant |
| US5158911(A) | 1992-10-01 | Quentin | Applicant |
| US5233448(A) | 1993-08-01 | Wu | Applicant |
| US5289631(A) | 1994-03-01 | Koopman et al. | Applicant |
| US5292686(A) | 1994-03-01 | Riley et al. | Applicant |
| US5294568(A) | 1994-03-01 | McNeilly et al. | Applicant |
| US5371397(A) | 1994-12-01 | Maegawa et al. | Applicant |
| US5378312(A) | 1995-01-01 | Gifford et al. | Applicant |
| US5402435(A) | 1995-03-01 | Shiono et al. | Applicant |
| US5406630(A) | 1995-04-01 | Piosenka et al. | Applicant |
| US5424573(A) | 1995-06-01 | Kato et al. | Applicant |
| US5435887(A) | 1995-07-01 | Rothschild et al. | Applicant |
| US5447871(A) | 1995-09-01 | Goldstein | Applicant |
| US5464960(A) | 1995-11-01 | Hall et al. | Applicant |
| US5496755(A) | 1996-03-01 | Bayraktaroglu | Applicant |
| US5505804(A) | 1996-04-01 | Mizuguchi et al. | Applicant |
| US5518956(A) | 1996-05-01 | Liu et al. | Applicant |
| US5585675(A) | 1996-12-01 | Knopf | Applicant |
| US5593913(A) | 1997-01-01 | Aoki | Applicant |
| US5605783(A) | 1997-02-01 | Revelli et al. | Applicant |
| US5614743(A) | 1997-03-01 | Mochizuki | Applicant |
| US5627106(A) | 1997-05-01 | Hsu | Applicant |
| US5646067(A) | 1997-07-01 | Gaul | Applicant |
| US5654221(A) | 1997-08-01 | Cronin et al. | Applicant |
| US5672519(A) | 1997-09-01 | Song et al. | Applicant |
| US5673846(A) | 1997-10-01 | Gruber | Applicant |
| US5694246(A) | 1997-12-01 | Aoyama et al. | Applicant |
| US5708293(A) | 1998-01-01 | Ochi et al. | Applicant |
| US5718791(A) | 1998-02-01 | Spengler | Applicant |
| US5723904(A) | 1998-03-01 | Shiga | Applicant |
| US5771158(A) | 1998-06-01 | Yamagishi et al. | Applicant |
| US5773359(A) | 1998-06-01 | Mitchell et al. | Applicant |
| US5776824(A) | 1998-07-01 | Farnworth et al. | Applicant |
| US5807439(A) | 1998-09-01 | Akatsu et al. | Applicant |
| US5811799(A) | 1998-09-01 | Wu | Applicant |
| US5821532(A) | 1998-10-01 | Beaman et al. | Applicant |
| US5825080(A) | 1998-10-01 | Imaoka et al. | Applicant |
| US5826628(A) | 1998-10-01 | Hamilton | Applicant |
| US5851845(A) | 1998-12-01 | Wood et al. | Applicant |
| US5857963(A) | 1999-01-01 | Pelchy et al. | Applicant |
| US5861654(A) | 1999-01-01 | Johnson | Applicant |
| US5877040(A) | 1999-03-01 | Park et al. | Applicant |
| US5893828(A) | 1999-04-01 | Uram | Applicant |
| US5897338(A) | 1999-04-01 | Kaldenberg | Applicant |
| US5904499(A) | 1999-05-01 | Pace | Applicant |
| US5914488(A) | 1999-06-01 | Sone | Applicant |
| US5977535(A) | 1999-11-01 | Rostoker | Applicant |
| US5998292(A) | 1999-12-01 | Black et al. | Applicant |
| US5998862(A) | 1999-12-01 | Yamanaka | Applicant |
| US6004867(A) | 1999-12-01 | Kim et al. | Applicant |
| US6008070(A) | 1999-12-01 | Farnworth | Applicant |
| US6080291(A) | 2000-06-01 | Woodruff et al. | Applicant |
| US6103547(A) | 2000-08-01 | Corisis et al. | Applicant |
| US6104086(A) | 2000-08-01 | Ichikawa et al. | Applicant |
| US6107180(A) | 2000-08-01 | Munroe et al. | Applicant |
| US6107679(A) | 2000-08-01 | Noguchi | Applicant |
| US6110825(A) | 2000-08-01 | Mastromatteo et al. | Applicant |
| US6114240(A) | 2000-09-01 | Akram et al. | Applicant |
| US6124634(A) | 2000-09-01 | Akram et al. | Applicant |
| US6130141(A) | 2000-10-01 | Degani et al. | Applicant |
| US6133622(A) | 2000-10-01 | Corisis et al. | Applicant |
| US6137182(A) | 2000-10-01 | Hause et al. | Applicant |
| US6140604(A) | 2000-10-01 | Somers et al. | Applicant |
| US6143588(A) | 2000-11-01 | Glenn | Applicant |
| US6148509(A) | 2000-11-01 | Schoenfeld et al. | Applicant |
| US6159764(A) | 2000-12-01 | Kinsman et al. | Applicant |
| US6184465(B1) | 2001-02-01 | Corisis | Applicant |
| US6187615(B1) | 2001-02-01 | Kim et al. | Applicant |
| US6191487(B1) | 2001-02-01 | Rodenbeck et al. | Applicant |
| US6222270(B1) | 2001-04-01 | Lee | Applicant |
| US6228687(B1) | 2001-05-01 | Akram et al. | Applicant |
| US6229202(B1) | 2001-05-01 | Corisis | Applicant |
| US6235552(B1) | 2001-05-01 | Kwon et al. | Applicant |
| US6236046(B1) | 2001-05-01 | Watabe et al. | Applicant |
| US6246108(B1) | 2001-06-01 | Corisis et al. | Applicant |
| US6252300(B1) | 2001-06-01 | Hsuan et al. | Applicant |
| US6259083(B1) | 2001-07-01 | Kimura | Applicant |
| US6266197(B1) | 2001-07-01 | Glenn et al. | Applicant |
| US6268114(B1) | 2001-07-01 | Wen et al. | Applicant |
| US6271580(B1) | 2001-08-01 | Corisis | Applicant |
| US6274927(B1) | 2001-08-01 | Glenn | Applicant |
| US6277757(B1) | 2001-08-01 | Lin | Applicant |
| US6285064(B1) | 2001-09-01 | Foster | Applicant |
| US6291894(B1) | 2001-09-01 | Farnworth et al. | Applicant |
| US6294837(B1) | 2001-09-01 | Akram et al. | Applicant |
| US6326689(B1) | 2001-12-01 | Thomas | Applicant |
| US6326697(B1) | 2001-12-01 | Farnworth | Applicant |
| US6341009(B1) | 2002-01-01 | O'Connor et al. | Applicant |
| US6344976(B1) | 2002-02-01 | Schoenfeld et al. | Applicant |
| US6351027(B1) | 2002-02-01 | Giboney et al. | Applicant |
| US6359328(B1) | 2002-03-01 | Dubin | Applicant |
| US6372548(B2) | 2002-04-01 | Bessho et al. | Applicant |
| US6391770(B2) | 2002-05-01 | Kosaki et al. | Applicant |
| US6407381(B1) | 2002-06-01 | Glenn et al. | Applicant |
| US6411439(B2) | 2002-06-01 | Nishikawa | Applicant |
| US6437441(B1) | 2002-08-01 | Yamamoto | Applicant |
| US6441487(B2) | 2002-08-01 | Elenius et al. | Applicant |
| US6452270(B1) | 2002-09-01 | Huang | Applicant |
| US6459039(B1) | 2002-10-01 | Bezama et al. | Applicant |
| US6468889(B1) | 2002-10-01 | Iacoponi et al. | Applicant |
| US6483652(B2) | 2002-11-01 | Nakamura | Applicant |
| US6486083(B1) | 2002-11-01 | Mizuno et al. | Applicant |
| US6486549(B1) | 2002-11-01 | Chiang | Applicant |
| US6503780(B1) | 2003-01-01 | Glenn et al. | Applicant |
| US6521530(B2) | 2003-02-01 | Peters et al. | Examiner |
| US6534863(B2) | 2003-03-01 | Walker et al. | Applicant |
| US6541762(B2) | 2003-04-01 | Knag et al. | Applicant |
| US6545563(B1) | 2003-04-01 | Smith | Applicant |
| US6555782(B2) | 2003-04-01 | Isaji et al. | Applicant |
| US6560047(B2) | 2003-05-01 | Choi et al. | Applicant |
| US6566745(B1) | 2003-05-01 | Beyne et al. | Applicant |
| US6569711(B1) | 2003-05-01 | Susko et al. | Applicant |
| US6569777(B1) | 2003-05-01 | Hsu et al. | Applicant |
| US6576531(B2) | 2003-06-01 | Peng et al. | Applicant |
| US6580174(B2) | 2003-06-01 | McCormick et al. | Applicant |
| US6593644(B2) | 2003-07-01 | Chiu et al. | Applicant |
| US6603183(B1) | 2003-08-01 | Hoffman | Applicant |
| US6614033(B2) | 2003-09-01 | Suguro et al. | Applicant |
| US6617623(B2) | 2003-09-01 | Rhodes | Applicant |
| US6620731(B1) | 2003-09-01 | Farnworth et al. | Applicant |
| US6638410(B2) | 2003-10-01 | Chen et al. | Applicant |
| US6658818(B2) | 2003-12-01 | Kurth et al. | Applicant |
| US6660622(B2) | 2003-12-01 | Chen et al. | Applicant |
| US6660630(B1) | 2003-12-01 | Chang et al. | Applicant |
| US6661047(B2) | 2003-12-01 | Rhodes | Applicant |
| US6667551(B2) | 2003-12-01 | Hanaoka et al. | Applicant |
| US6670986(B1) | 2003-12-01 | Ben Shoshan et al. | Applicant |
| US6680459(B2) | 2004-01-01 | Kanaya et al. | Applicant |
| US6686588(B1) | 2004-02-01 | Webster et al. | Applicant |
| US6699787(B2) | 2004-03-01 | Mashino et al. | Applicant |
| US6703310(B2) | 2004-03-01 | Mashino et al. | Applicant |
| US6864172(B2) | 2004-04-01 | Noma et al. | Applicant |
| US6734419(B1) | 2004-05-01 | Glenn et al. | Applicant |
| US6746971(B1) | 2004-06-01 | Ngo et al. | Applicant |
| US6759266(B1) | 2004-07-01 | Hoffman | Applicant |
| US6770958(B2) | 2004-08-01 | Wang et al. | Applicant |
| US6774486(B2) | 2004-08-01 | Kinsman | Applicant |
| US6777244(B2) | 2004-08-01 | Pepper et al. | Applicant |
| US6778046(B2) | 2004-08-01 | Stafford et al. | Applicant |
| US6780749(B2) | 2004-08-01 | Masumoto et al. | Applicant |
| US6791076(B2) | 2004-09-01 | Webster | Applicant |
| US6795120(B2) | 2004-09-01 | Takagi et al. | Applicant |
| US6797616(B2) | 2004-09-01 | Kinsman | Applicant |
| US6800943(B2) | 2004-10-01 | Adachi | Applicant |
| US6809421(B1) | 2004-10-01 | Hayasaka et al. | Applicant |
| US6813154(B2) | 2004-11-01 | Diaz et al. | Applicant |
| US6818464(B2) | 2004-11-01 | Heschel | Applicant |
| US6825458(B1) | 2004-11-01 | Moess et al. | Applicant |
| US6828175(B2) | 2004-12-01 | Wood et al. | Applicant |
| US6828223(B2) | 2004-12-01 | Chuang | Applicant |
| US6828663(B2) | 2004-12-01 | Chen et al. | Applicant |
| US6828674(B2) | 2004-12-01 | Karpman | Applicant |
| US6838377(B2) | 2005-01-01 | Tonami et al. | Applicant |
| US6844978(B2) | 2005-01-01 | Harden et al. | Applicant |
| US6856023(B2) | 2005-02-01 | Muta et al. | Applicant |
| US6873054(B2) | 2005-03-01 | Miyazawa et al. | Applicant |
| US6882021(B2) | 2005-04-01 | Boon et al. | Applicant |
| US6885107(B2) | 2005-04-01 | Kinsman | Applicant |
| US6903012(B2) | 2005-06-01 | Geefay et al. | Applicant |
| US6903442(B2) | 2005-06-01 | Wood et al. | Applicant |
| US6910268(B2) | 2005-06-01 | Miller | Applicant |
| US6916725(B2) | 2005-07-01 | Yamaguchi | Applicant |
| US6934065(B2) | 2005-08-01 | Kinsman | Applicant |
| US6936536(B2) | 2005-08-01 | Sinha | Applicant |
| US6943056(B2) | 2005-09-01 | Nemoto | Applicant |
| US6946325(B2) | 2005-09-01 | Yean et al. | Applicant |
| US6953748(B2) | 2005-10-01 | Yamaguchi | Applicant |
| US6970775(B2) | 2005-11-01 | Lederle et al. | Applicant |
| US6982487(B2) | 2006-01-01 | Kim et al. | Applicant |
| US7022609(B2) | 2006-04-01 | Yamamoto et al. | Applicant |
| US7023090(B2) | 2006-04-01 | Huang et al. | Applicant |
| US7029937(B2) | 2006-04-01 | Miyazawa | Applicant |
| US7033927(B2) | 2006-04-01 | Cohen et al. | Applicant |
| US7041598(B2) | 2006-05-01 | Sharma | Applicant |
| US7045015(B2) | 2006-05-01 | Renn et al. | Applicant |
| US7083425(B2) | 2006-08-01 | Chong et al. | Applicant |
| US7084073(B2) | 2006-08-01 | Lee et al. | Applicant |
| US7091124(B2) | 2006-08-01 | Rigg et al. | Applicant |
| US7092284(B2) | 2006-08-01 | Braun et al. | Applicant |
| US7094677(B2) | 2006-08-01 | Yamamoto et al. | Applicant |
| US7109068(B2) | 2006-09-01 | Akram et al. | Applicant |
| US7151009(B2) | 2006-12-01 | Kim et al. | Applicant |
| US7164565(B2) | 2007-01-01 | Takeda | Applicant |
| US7166247(B2) | 2007-01-01 | Kramer | Applicant |
| US7170183(B1) | 2007-01-01 | Kim et al. | Applicant |
| US7183176(B2) | 2007-02-01 | Sankarapillai et al. | Applicant |
| US7183653(B2) | 2007-02-01 | Meyers et al. | Applicant |
| US7186650(B1) | 2007-03-01 | Dakshina-Murthy | Applicant |
| US7190061(B2) | 2007-03-01 | Lee | Applicant |
| US7199050(B2) | 2007-04-01 | Hiatt | Applicant |
| US7217596(B2) | 2007-05-01 | Cobbley et al. | Applicant |
| US7217888(B2) | 2007-05-01 | Sunohara et al. | Applicant |
| US7232754(B2) | 2007-06-01 | Kirby et al. | Applicant |
| US7256073(B2) | 2007-08-01 | Noma et al. | Applicant |
| US7262134(B2) | 2007-08-01 | Kirby et al. | Applicant |
| US7265052(B2) | 2007-09-01 | Sinha | Applicant |
| US2002/0005583(A1) | 2002-01-01 | Harada et al. | Applicant |
| US2002/0006687(A1) | 2002-01-01 | Lam | Applicant |
| US2002/0020898(A1) | 2002-02-01 | Vu et al. | Applicant |
| US2002/0057468(A1) | 2002-05-01 | Segawa et al. | Applicant |
| US2002/0059722(A1) | 2002-05-01 | Murakami | Applicant |
| US2002/0089025(A1) | 2002-07-01 | Chou | Applicant |
| US2002/0094607(A1) | 2002-07-01 | Gebauer et al. | Applicant |
| US2002/0096729(A1) | 2002-07-01 | Tu et al. | Applicant |
| US2002/0113296(A1) | 2002-08-01 | Cho et al. | Applicant |
| US2002/0130390(A1) | 2002-09-01 | Ker et al. | Applicant |
| US2002/0145676(A1) | 2002-10-01 | Kuno et al. | Applicant |
| US2002/0190371(A1) | 2002-12-01 | Mashino et al. | Applicant |
| US2003/0014895(A1) | 2003-01-01 | Lizotte | Applicant |
| US2003/0062601(A1) | 2003-04-01 | Harden et al. | Applicant |
| US2003/0119308(A1) | 2003-06-01 | Geefay et al. | Applicant |
| US2003/0216023(A1) | 2003-11-01 | Wark et al. | Applicant |
| US2004/0012698(A1) | 2004-01-01 | Suda et al. | Applicant |
| US2004/0018712(A1) | 2004-01-01 | Plas et al. | Applicant |
| US2004/0023447(A1) | 2004-02-01 | Hirakata et al. | Applicant |
| US2004/0023469(A1) | 2004-02-01 | Suda | Applicant |
| US2004/0038442(A1) | 2004-02-01 | Kinsman | Applicant |
| US2004/0041261(A1) | 2004-03-01 | Kinsman | Applicant |
| US2004/0043607(A1) | 2004-03-01 | Farnworth et al. | Applicant |
| US2004/0073607(A1) | 2004-04-01 | Su et al. | Applicant |
| US2004/0082094(A1) | 2004-04-01 | Yamamoto | Applicant |
| US2004/0087441(A1) | 2004-05-01 | Bock et al. | Applicant |
| US2004/0137661(A1) | 2004-07-01 | Murayama | Applicant |
| US2004/0137701(A1) | 2004-07-01 | Takao | Applicant |
| US2004/0159958(A1) | 2004-08-01 | Funaki | Applicant |
| US2004/0178491(A1) | 2004-09-01 | Akram et al. | Applicant |
| US2004/0180539(A1) | 2004-09-01 | Yamamoto et al. | Applicant |
| US2004/0192033(A1) | 2004-09-01 | Hara | Applicant |
| US2004/0198033(A1) | 2004-10-01 | Lee et al. | Applicant |
| US2004/0198040(A1) | 2004-10-01 | Geefay et al. | Applicant |
| US2004/0214373(A1) | 2004-10-01 | Jiang et al. | Applicant |
| US2004/0219763(A1) | 2004-11-01 | Kim et al. | Applicant |
| US2004/0222082(A1) | 2004-11-01 | Gopalraja et al. | Applicant |
| US2004/0245649(A1) | 2004-12-01 | Imaoka | Applicant |
| US2004/0255258(A1) | 2004-12-01 | Li | Applicant |
| US2004/0262753(A1) | 2004-12-01 | Kashiwazaki | Applicant |
| US2005/0026443(A1) | 2005-02-01 | Goo et al. | Applicant |
| US2005/0037608(A1) | 2005-02-01 | Andricacos et al. | Applicant |
| US2005/0046002(A1) | 2005-03-01 | Lee et al. | Applicant |
| US2005/0052751(A1) | 2005-03-01 | Liu et al. | Applicant |
| US2005/0064707(A1) | 2005-03-01 | Sinha | Applicant |
| US2005/0069782(A1) | 2005-03-01 | Elenius et al. | Applicant |
| US2005/0104228(A1) | 2005-05-01 | Rigg et al. | Applicant |
| US2005/0106834(A1) | 2005-05-01 | Andry et al. | Applicant |
| US2005/0110095(A1) | 2005-05-01 | Shih et al. | Applicant |
| US2005/0110889(A1) | 2005-05-01 | Tuttle et al. | Applicant |
| US2005/0127478(A1) | 2005-06-01 | Hiatt et al. | Applicant |
| US2005/0136646(A1) | 2005-06-01 | Larnerd et al. | Applicant |
| US2005/0139390(A1) | 2005-06-01 | Kim et al. | Applicant |
| US2005/0151228(A1) | 2005-07-01 | Tanida et al. | Applicant |
| US2005/0164500(A1) | 2005-07-01 | Lindgren | Applicant |
| US2005/0184219(A1) | 2005-08-01 | Kirby | Applicant |
| US2005/0194169(A1) | 2005-09-01 | Tonomura | Applicant |
| US2005/0236708(A1) | 2005-10-01 | Farnworth et al. | Applicant |
| US2005/0247894(A1) | 2005-11-01 | Watkins et al. | Applicant |
| US2005/0253213(A1) | 2005-11-01 | Jiang et al. | Applicant |
| US2005/0254133(A1) | 2005-11-01 | Akram et al. | Applicant |
| US2005/0258530(A1) | 2005-11-01 | Vindasius et al. | Applicant |
| US2005/0275048(A1) | 2005-12-01 | Farnworth et al. | Applicant |
| US2005/0275049(A1) | 2005-12-01 | Kirby et al. | Applicant |
| US2005/0275051(A1) | 2005-12-01 | Farnworth et al. | Applicant |
| US2005/0275750(A1) | 2005-12-01 | Akram et al. | Applicant |
| US2005/0277293(A1) | 2005-12-01 | Kim et al. | Applicant |
| US2005/0282374(A1) | 2005-12-01 | Hwang et al. | Applicant |
| US2005/0285154(A1) | 2005-12-01 | Akram et al. | Applicant |
| US2006/0011809(A1) | 2006-01-01 | Farnworth et al. | Applicant |
| US2006/0014313(A1) | 2006-01-01 | Hall et al. | Applicant |
| US2006/0023107(A1) | 2006-02-01 | Bolken et al. | Applicant |
| US2006/0024856(A1) | 2006-02-01 | Derderian et al. | Applicant |
| US2006/0035402(A1) | 2006-02-01 | Street et al. | Applicant |
| US2006/0035415(A1) | 2006-02-01 | Wood et al. | Applicant |
| US2006/0038183(A1) | 2006-02-01 | Oliver | Applicant |
| US2006/0038272(A1) | 2006-02-01 | Edwards | Applicant |
| US2006/0040421(A1) | 2006-02-01 | Farnworth et al. | Applicant |
| US2006/0040428(A1) | 2006-02-01 | Johnson | Applicant |
| US2006/0042952(A1) | 2006-03-01 | Oliver et al. | Applicant |
| US2006/0043262(A1) | 2006-03-01 | Akram | Applicant |
| US2006/0043509(A1) | 2006-03-01 | Watkins et al. | Applicant |
| US2006/0043512(A1) | 2006-03-01 | Oliver et al. | Applicant |
| US2006/0043569(A1) | 2006-03-01 | Benson et al. | Applicant |
| US2006/0043599(A1) | 2006-03-01 | Akram et al. | Applicant |
| US2006/0044433(A1) | 2006-03-01 | Akram | Applicant |
| US2006/0046332(A1) | 2006-03-01 | Derderian et al. | Applicant |
| US2006/0046468(A1) | 2006-03-01 | Akram et al. | Applicant |
| US2006/0046471(A1) | 2006-03-01 | Kirby et al. | Applicant |
| US2006/0046537(A1) | 2006-03-01 | Chong et al. | Applicant |
| US2006/0057776(A1) | 2006-03-01 | Tao | Applicant |
| US2006/0057836(A1) | 2006-03-01 | Nagarajan et al. | Applicant |
| US2006/0148250(A1) | 2006-07-01 | Kirby | Applicant |
| US2006/0151880(A1) | 2006-07-01 | Tang et al. | Applicant |
| US2006/0154153(A1) | 2006-07-01 | Chiang et al. | Applicant |
| US2006/0160367(A1) | 2006-07-01 | Wai et al. | Applicant |
| US2006/0177999(A1) | 2006-08-01 | Hembree et al. | Applicant |
| US2006/0180941(A1) | 2006-08-01 | Kirby et al. | Applicant |
| US2006/0186097(A1) | 2006-08-01 | Watkins et al. | Applicant |
| US2006/0191882(A1) | 2006-08-01 | Watkins et al. | Applicant |
| US2006/0199363(A1) | 2006-09-01 | Kirby et al. | Applicant |
| US2006/0204651(A1) | 2006-09-01 | Wai et al. | Applicant |
| US2006/0208360(A1) | 2006-09-01 | Yiu et al. | Applicant |
| US2006/0216862(A1) | 2006-09-01 | Rigg et al. | Applicant |
| US2006/0240687(A1) | 2006-10-01 | Chong et al. | Applicant |
| US2006/0252262(A1) | 2006-11-01 | Kazemi | Applicant |
| US2006/0255443(A1) | 2006-11-01 | Hwang et al. | Applicant |
| US2006/0264041(A1) | 2006-11-01 | Rigg et al. | Applicant |
| US2006/0270108(A1) | 2006-11-01 | Farnworth et al. | Applicant |
| US2006/0278980(A1) | 2006-12-01 | Trezza et al. | Applicant |
| US2006/0278988(A1) | 2006-12-01 | Trezza et al. | Applicant |
| US2006/0281224(A1) | 2006-12-01 | Edelstein et al. | Applicant |
| US2006/0281243(A1) | 2006-12-01 | Trezza | Applicant |
| US2006/0289968(A1) | 2006-12-01 | Sulfridge | Applicant |
| US2006/0290001(A1) | 2006-12-01 | Sulfridge | Applicant |
| US2006/0292877(A1) | 2006-12-01 | Lake | Applicant |
| US2007/0004079(A1) | 2007-01-01 | Geefay et al. | Applicant |
| US2007/0012655(A1) | 2007-01-01 | Kwon et al. | Applicant |
| US2007/0020805(A1) | 2007-01-01 | Kim et al. | Applicant |
| US2007/0020935(A1) | 2007-01-01 | Taylor et al. | Applicant |
| US2007/0023121(A1) | 2007-02-01 | Jones et al. | Applicant |
| US2007/0032061(A1) | 2007-02-01 | Farnworth et al. | Applicant |
| US2007/0035033(A1) | 2007-02-01 | Ozguz et al. | Applicant |
| US2007/0037379(A1) | 2007-02-01 | Enquist et al. | Applicant |
| US2007/0042598(A1) | 2007-02-01 | Park | Applicant |
| US2007/0045120(A1) | 2007-03-01 | Tiwari et al. | Applicant |
| US2007/0045388(A1) | 2007-03-01 | Farnworth et al. | Applicant |
| US2007/0045632(A1) | 2007-03-01 | Oliver et al. | Applicant |
| US2007/0045779(A1) | 2007-03-01 | Hiatt | Applicant |
| US2007/0045806(A1) | 2007-03-01 | Hsuan | Applicant |
| US2007/0045812(A1) | 2007-03-01 | Heng | Applicant |
| US2007/0045826(A1) | 2007-03-01 | Lee et al. | Applicant |
| US2007/0045834(A1) | 2007-03-01 | Chong et al. | Applicant |
| US2007/0048896(A1) | 2007-03-01 | Andry et al. | Applicant |
| US2007/0048994(A1) | 2007-03-01 | Tuttle | Applicant |
| US2007/0049016(A1) | 2007-03-01 | Hiatt et al. | Applicant |
| US2007/0049019(A1) | 2007-03-01 | Wai et al. | Applicant |
| US2007/0057028(A1) | 2007-03-01 | Lake et al. | Applicant |
| US2007/0077753(A1) | 2007-04-01 | Iwatake et al. | Applicant |
| US2007/0082427(A1) | 2007-04-01 | Shirahama et al. | Applicant |
| US2007/0096263(A1) | 2007-05-01 | Furukawa et al. | Applicant |
| US2007/0099395(A1) | 2007-05-01 | Sridhar et al. | Applicant |
| US2007/0138562(A1) | 2007-06-01 | Trezza | Applicant |
| US2007/0152342(A1) | 2007-07-01 | Tsao et al. | Applicant |
| US2007/0155997(A1) | 2007-07-01 | Li et al. | Applicant |
| US2007/0158839(A1) | 2007-07-01 | Trezza | Applicant |
| US2007/0158853(A1) | 2007-07-01 | Sinha | Applicant |
| US2007/0161235(A1) | 2007-07-01 | Trezza | Applicant |
| US2007/0166991(A1) | 2007-07-01 | Sinha | Applicant |
| US2007/0166997(A1) | 2007-07-01 | Knorr | Applicant |
| US2007/0167004(A1) | 2007-07-01 | Trezza | Applicant |
| US2007/0170574(A1) | 2007-07-01 | Lauxtermann et al. | Applicant |
| US2007/0178694(A1) | 2007-08-01 | Hiatt | Applicant |
| US2007/0182020(A1) | 2007-08-01 | Trezza et al. | Applicant |
| US2007/0190803(A1) | 2007-08-01 | Singh et al. | Applicant |
| US2007/0197013(A1) | 2007-08-01 | Trezza | Applicant |
| US2007/0202617(A1) | 2007-08-01 | Hembree | Applicant |
| US2007/0222054(A1) | 2007-09-01 | Hembree | Applicant |
| US2007/0228576(A1) | 2007-10-01 | Trezza | Applicant |
| US2007/0228926(A1) | 2007-10-01 | Teo et al. | Applicant |
| US2007/0262424(A1) | 2007-11-01 | Hiatt | Applicant |
| US2007/0281473(A1) | 2007-12-01 | Clark et al. | Applicant |
| US2008/0050911(A1) | 2008-02-01 | Borthakur | Applicant |
| EP127946 | 1984-12-01 | Applicant | |
| EP886323 | 1998-12-01 | Applicant | |
| EP1157967(A2) | 2001-11-01 | Applicant | |
| FR2835654(A1) | 2003-08-01 | Applicant | |
| JP59-101882(A) | 1984-06-01 | Applicant | |
| JP59-191388 | 1984-10-01 | Applicant | |
| JP63052432 | 1988-03-01 | Applicant | |
| JP7-263607(A) | 1995-10-01 | Applicant | |
| JP2001-077496(A) | 2001-03-01 | Applicant | |
| JP2001077496 | 2001-03-01 | Applicant | |
| JP2001298147 | 2001-10-01 | Applicant | |
| JP2005093980 | 2005-04-01 | Applicant | |
| JP2005310817 | 2005-11-01 | Applicant | |
| KR20020022122 | 2002-03-01 | Applicant | |
| KR20020061812 | 2002-07-01 | Applicant | |
| WO-90/05424(A1) | 1990-05-01 | Applicant | |
| WO-02/075815(A1) | 2002-09-01 | Applicant | |
| WO-02/095796(A2) | 2002-11-01 | Applicant | |
| WO-2004/054001(A2) | 2004-06-01 | Applicant | |
| WO-2005022965 | 2005-03-01 | Applicant | |
| WO-2005036940 | 2005-04-01 | Applicant | |
| WO-2006053036 | 2006-05-01 | Applicant | |
| WO-2006124597 | 2006-11-01 | Applicant | |
| WO-2007025812 | 2007-03-01 | Applicant | |
| WO-2007043718 | 2007-04-01 | Applicant |
Non-Patent Literature (96)
- U.S. App. No. 10/785,466, Kirby.Applicant
- U.S. App. No. 10/845,304, Jiang et al.Applicant
- U.S. App. No. 10/857,948, Boettiger et al.Applicant
- U.S. App. No. 10/863,994, Akram et al.Applicant
- U.S. App. No. 10/864,974, Kirby et al.Applicant
- U.S. App. No. 10/867,352, Farnworth et al.Applicant
- U.S. App. No. 10/867,505, Farnworth et al.Applicant
- U.S. App. No. 10/879,398, Akram et al.Applicant
- U.S. App. No. 10/879,838, Kirby et al.Applicant
- U.S. App. No. 10/893,022, Hall et al.Applicant
- U.S. App. No. 10/894,262, Farnworth et al.Applicant
- U.S. App. No. 10/901,851, Derderian et al.Applicant
- U.S. App. No. 10/910,491, Bolken et al.Applicant
- U.S. App. No. 10/915,180, Street et al.Applicant
- U.S. App. No. 10/919,604, Farnworth et al.Applicant
- U.S. App. No. 10/922,177, Oliver et al.Applicant
- U.S. App. No. 10/922,192, Farnworth.Applicant
- U.S. App. No. 10/925,406, Oliver.Applicant
- U.S. App. No. 10/925,502, Watkins et al.Applicant
- U.S. App. No. 10/927,550, Derderian et al.Applicant
- U.S. App. No. 10/927,760, Chong et al.Applicant
- U.S. App. No. 10/928,598, Kirby.Applicant
- U.S. App. No. 10/932,296, Oliver et al.Applicant
- U.S. App. No. 11/027,443, Kirby.Applicant
- U.S. App. No. 11/054,692, Boemler.Applicant
- U.S. App. No. 11/056,211, Hembree et al.Applicant
- U.S. App. No. 11/056,484, Boettiger et al.Applicant
- U.S. App. No. 11/061,034, Boettiger.Applicant
- U.S. App. No. 11/146,783, Tuttle et al.Applicant
- U.S. App. No. 11/169,546, Sulfridge.Applicant
- U.S. App. No. 11/169,838, Sulfridge.Applicant
- U.S. App. No. 11/177,905, Akram.Applicant
- U.S. App. No. 11/209,524, Akram.Applicant
- U.S. App. No. 11/217,169, Hiatt et al.Applicant
- U.S. App. No. 11/217,877, Oliver et al.Applicant
- U.S. App. No. 11/218,126, Farnworth et al.Applicant
- U.S. App. No. 11/218,243, Kirby et al.Applicant
- Aachboun, S. and P. Ranson, “Cryogenic etching of deep narrow trenches in silicon,” J. Vac. Sci. Technol. A 18(4), Jul./Aug. 2000, pp. 1848-1852.Applicant
- Aachboun, S. and P. Ranson, “Deep anisotropic etching of silicon,” J. Vac. Sci. Technol. A 17(4), Jul./Aug. 1999, pp. 2270-2273.Applicant
- Austin, M.D. and S.Y. Chou, “Fabrication of 70 nm channel length polymer organic thin-film transistors using nanoimprint lithography,” Applied Physics Letters, vol. 81, No. 23, pp. 4431-4433, Dec. 2, 2002, American Institute of Physics.Applicant
- Blackburn, J.M. et al., “Deposition of Conformal Copper and Nickel Films from Supercritical Carbon Dioxide,” Science, vol. 294, pp. 141:145, Oct. 5, 2001.Applicant
- Brubaker, C. et al., “Ultra-thick Lithography for Advanced Packaging and MEMS,” SPIE's 27th Annual International Symposium on Microlithography 2002, Mar. 3-8, 2002, Santa Clara, CA.Applicant
- Cheng, Yu-T. et al., “Vacuum Packaging Technology Using Localized Aluminum/Silicon-to-Glass Bonding,” Journal of Microelectromechanical Systems, vol. 11, No. 5, pp. 556-565, Oct. 2002.Applicant
- DuPont Electronic Materials, Data Sheet, Pyralux PC 2000 Flexible Composites, 4 pages, Oct. 1998, <http://www.dupont.com/fcm>.Applicant
- Edmund Industrial Optics, Mounted IR Filters, 1 page, retrieved from the Internet on Jun. 30, 2003, <http://www.edmundoptics.com>.Applicant
- Hamdorf, M. et al., “Surface-rheological measurements on glass forming polymers based on the surface tension driven decay of imprinted corrugation gratings,” Journal of Chemical Physics, vol. 112, No. 9, pp. 4262-4270, Mar. 1, 2000, American Institute of Physics.Applicant
- Hirafune, S. et al., “Packaging Technology for Imager Using Through-hole Interconnection in Si Substrate,” Proceeding of HDP'04, IEEE, pp. 303-306, Jul. 2004.Applicant
- IBM, Zurich Research Laboratory, EPON SU-8 photoresist, 1 page, retrieved from the Internet on Jan. 21, 2003, <http://www.zurich.ibm.com/st/mems/su8.html>.Applicant
- Intrinsic Viscosity and Its Relation to Intrinsic Conductivity, 9 pages, retrieved from the Internet on Oct. 30, 2003, <http://www.ciks.cbt.nist.gov/˜garbocz/paper58/node3.html>.Applicant
- King, B. et al., Optomec, Inc., M3D™ Technology, Maskless Mesoscale™ Materials Deposition, 5 pages, <http://www.optomec.com/downloads/M3D%20White%Paper%20080502.pdf>, retrieved from the Internet on Jun. 17, 2005.Applicant
- Kingpak Technology, Inc. “CMOS Image Sensor Packaging,” 1 page, retrieved from the Internet on Aug. 26, 2003, <http://www.kingpak.com/CMOSImager.html>.Applicant
- Kramer, S.J. et al., “Annual Report—Applications of Supercritical Fluid Technology to Semiconductor Device Processing,” pp. 1-29, Nov. 2001.Applicant
- Kyocera Corporation, Memory Package, 1 page, retrieved from the Internet on Dec. 3, 2004, <http://global.kyocera.com/prdct/semicon/ic—pkg/memory—p.html>.Applicant
- Lin, Tim (Zhigang) and Rick Yoon, “One Package Technique of Exposed MEMS Sensors,” pp. 105-108, 2002 International Symposium on Microelectronics, Sep. 2002.Applicant
- Ma, X. et al., “Low Temperature Bonding for Wafer Scale Packaging and Assembly of Micromachined Sensors,” Final Report 1998-1999 for MICRO Project 98-144, 3 pages, Department of Electrical & Computer Engineering, University of California, Davis.Applicant
- Micro Chem, Nano SU-8, Negative Tone Photoresist Formulations 50-100, 4 pages, Feb. 2002, <http://www.microchem.com/products/pdf/SU8—50-100.pdf>.Applicant
- Optomec, Inc., M3D™ Technology, Maskless Mesoscale Materials Deposition (M3D), 1 page, <http://www.optomec.com/html/m3d.htm>, retrieved from the Internet on Aug. 15, 2003.Applicant
- Optomec, Inc., M3D™ , Maskless Mesoscale™ Materials Deposition, 2 pages, <http://www.optomec.com/downloads/M3DSheet.pdf>, retrieved from the Internet on Jun. 17, 2005.Applicant
- Photo Vision Systems, Inc., “Advances in Digital Image Sensors,” 22 pages, First Annual New York State Conference on Microelectronic Design, Jan. 12, 2002.Applicant
- Shen, X.-J. et al., “Microplastic embossing process: experimental and theoretical characterizations,” Sensors and Actuators, A 97-98 (2002) pp. 428-433, Elsevier Sceince B.V.Applicant
- Tapes II International Tape and Fabrication Company, Electronics and Electrical Tapes, 2 pages, 2003, <http://www.tapes2.com/electronics.html>.Applicant
- TransChip, 1 page, retrieved from the Internet on Aug. 26, 2003, <http://www.missionventures.com/portfolio/companies/transchip.html>.Applicant
- TransChip, Inc., CMOS vs CCD, 3 pages, retrieved from the Internet on Dec. 14, 2005, <http://www.transchip.com/content.aspx?id=127>.Applicant
- TransChip, Inc., Technology, 3 pages, retrieved from the Internet on Dec. 14, 2005, <http://www.transchip.com/content.aspx?id=10>.Applicant
- UCI Integrated Nanosystems Research Facility, “Cleaning procedures for glass substrates,” 3 pages, Fall 1999.Applicant
- UCI Integrated Nanosystems Research Facility, “Glass Etch Wet Process,” 3 pages, Summer 2000.Applicant
- Walker, M.J., “Comparison of Bosch and cryogenic processes for patterning high aspect ratio features in silicon,” 11 pages, Proc. SPIE vol. 4407, p. 89-99, MEMS Design, Fabrication, Characterization, and Packaging, Uwe F. Behringer; Deepak G. Uttamchandani; Eds., Apr. 2001.Applicant
- Xsil, Via Applications, 1 page, <http://www.xsil.com/viaapplications/index.htm>, retrieved from the Internet on Jul. 22, 2003.Applicant
- Xsil, Vias for 3D Packaging, 1 page, <http://www.xsil.com/viaapplications/3dpackaging/index.htm>, retrieved from the Internet on Jul. 22, 2003.Applicant
- Ye, X.R. et al., “Immersion Deposition of Metal Films on Silicon and Germanium Substrates in Supercritical Carbon Dioxide,” Chem. Mater. 2003. 15, 83-91.Applicant
- Yoshida, J. “TransChip rolls out a single-chip CMOS imager,” 3 pages, EE Times, Jul. 18, 2003.Applicant
- International Search Report for PCT/US2005/028149; Dec. 21, 2005; 5 pages.Applicant
- Written Opinion for PCT/US2005/028149; Dec. 21, 2005; 8 pages.Applicant
- U.S. Appl. No. 11/513,661, filed Aug. 30, 2006, Pratt.Applicant
- U.S. Appl. No. 11/514,568, filed Aug. 31, 2006, Tuttle.Applicant
- U.S. Appl. No. 11/774,419, filed Jul. 06, 2007, Hutto.Applicant
- U.S. Appl. No. 11/848,836, filed Aug. 31, 2007, Jeung et al.Applicant
- U.S. Appl. No. 11/863,579, filed Sep. 28, 2007, Kheng.Applicant
- U.S. Appl. No. 11/951,751, filed Dec. 06, 2007, Sulfridge.Applicant
- U.S. Appl. No. 11/966,824, filed Dec. 28, 2007, Pratt et al.Applicant
- Arunasalam, P. et al., “Thermo-Mechanical Analysis of Thru-Silicon-Via Based High Density Compliant Interconnect,” Electronic Components and Technology Conference, 2007, ECTC '07, Proceedings, 57th, May 29, 2007 - Jun. 1, 2007, pp. 1179-1185.Applicant
- Bernstein, K. et al., “Interconnects in the Third Dimension: Design Challenges for 3D ICs,” Design Automation Conference, 2007, DAC '07, 44th ACM/IEEE, Jun. 4-8, 2007, pp. 562-567.Applicant
- Cheung, T.S.D. et al., “On-Chip Interconnect for mm-Wave Applications Using an All-Copper Technology and Wavelength Reduction,” 2003 IEEE International Solid-State Circuits Conference.Applicant
- Chou, Bill et al., “Ultra Via Substrate for Advanced BGA Applications,” Pan Pacific Symposium, jan. 25, 2000, <http://www.smta.org/files/PanPac00-ChouBill.pdf>.Applicant
- Hirafune, S. et al., “Packaging Technology for Imager Using Through-hole Interconnection in Si Substrate,” Proceeding of HDP'04, IEEE, pp. 303-306, Jul. 2004.Applicant
- Lee, Rex A. et al., “laser Created Silicon Vias for Stacking Dies in MCMs,” IEEE/CHMT IEMT Symposium, 1999, pp. 262-265.Applicant
- Lee, T.K. et al., “A Novel Joint-in-Via Flip-Chip Chip-Scale Package,” IEEE Transactions on Advanced Packaging, vol. 29, No. 1, pp. 186-194, Feb. 2006.Applicant
- Rasmussen, F.E., et al., “Fabrication of High Aspect Ratio Through-Wafer Vias in CMOS Wafers for 3-D Packaging Applications,” The 12th International Conference on Solid State Sensors, Actuators and Microsystems, Boston, Jun. 8-12, 2003.Applicant
- Savastiouk, S. et al., “Thru-silicon interconnect technology,” 26th IEEE/CPMT International Electronics Manufacturing Technology Symposium, 2000, abstract.Applicant
- Schaper, L. et al., “Integrated System Development for 3-D VLSI,” Electronic Components and Technology Conference, 2007, ECTC '07, Proceedings, 57th, May 29, 2007 - Jun. 1, 2007, pp. 853-857.Applicant
- Takahashi, K. et al., “Through Silicon Via and 3-D Wafer/Chip Stacking Technology,” 2006 Symposium on VLSI Circuits Digest of Technical Papers.Applicant
- Takizawa, T. et al., “Conductive Interconnections Through Thick Silicon Substrates for 3D Packaging,” The Fifteenth International Conference on Micro Electro Mechanical Systems, Las Vegas, Jan. 20-24, 2002.Applicant
- Tezcan, D.S. et al., “Sloped Through Wafer Vias for 3D Wafer Level Packaging,” Electronic Components and Technology Conference, 2007, ECTC '07, Proceedings, 57th, May 29, 2007 - Jun. 1, 2007, pp. 643-647.Applicant
- Trigas, C., “System-In-Package or System-On-Chip?,” EE Times, Sep. 19, 2003, <http://www.eetimes.com/story/OEG20030919S0049>.Applicant
- XSiL, xise200 for vias and micro-matchining, <http://www.xsil.com/products/index/html>, retrieved from the Internet on Aug. 16, 2003.Applicant
- Yamamoto, S. et al., “Si Through-Hole Interconnections Filled with Au-Sn Solder by Molten Metal Suction Method,” pp. 642-645, IEEE, MEMS-03 Kyoto, The Sixteenth Annual International Conference on Micro Electro Mechanical Systems, Jan. 2003, ISBN 0-7803-7744-3.Applicant