US 7,145,225 B2Grant
Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
Issue Date:2006-12-05
•36 Claims
•7 Drawing Sheets
Abstract
An interposer includes a substrate, first and second sets of contact pads carried by the substrate, and receptacles formed in a surface of the substrate and exposing contact pads of the second set. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles are configured to at least partially receive conductive structures, such as solder balls, that are secured to the contact pads of the second set. Thus, the interposer is useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages. In addition, methods for designing and fabricating the interposer are disclosed, as are methods for forming assemblies, packages, and multi-chip modules that include the interposer.
Metadata
Assignee
- Micron Technology, Inc.
Inventor
- Teck Kheng Lee
Application Information
Application Number:US 10/150,893
Filing Date:2002-05-17
Priority Date:2002-03-04
Art Unit:2826
Classifications
IPC:
H01L23/02
Patent Drawings (7 sheets)
Description
Cross-Reference to Related Applications
[0001] This application is related to U.S. patent application Ser. No. 09/944,465, filed Aug. 30, 2001, and titled MICROELECTRONIC DEVICES AND METHODS OF MANUFACTURE; now U.S. Pat. No. 6,756,251, issued Jun. 29, 2004, and to the following U.S. patent applications filed on even date herewith: Ser. No. 10/150,892, filed May 17, 2002, and titled METHOD AND APPARATUS FOR FLIP-CHIP PACKAGING PROVIDING TESTING CAPABILITY, pending; Ser. No. 10/150,516, filed May 17, 2002, and titled SEMICONDUCTOR DIE PACKAGES WITH RECESSED INTERCONNECTING STRUCTURES AND METHODS FOR ASSEMBLING THE SAME, pending; Ser. No. 10/150,653, filed May 17, 2002, and entitled FLIP CHIP PACKAGING USING RECESSED INTERPOSER TERMINALS, pending; Ser. No. 10/150,902, filed May 17, 2002, and entitled METHOD AND APPARATUS FOR DIELECTRIC FILLING OF FLIP CHIP ON INTERPOSER ASSEMBLY, pending; and Ser. No. 10/150,901, filed May 17, 2002, and entitled METHODS FOR ASSEMBLY AND PACKAGING OF FLIP CHIP CONFIGURED DICE WITH INTERPOSER, pending.
Background of the Invention
[0002] 1. Field of the Invention
[0003] The present invention relates to interposers for packaging semiconductor devices with array-type connection patterns. In particular, the present invention relates to tape-type interposers that are useful in semiconductor device assemblies and packages of reduced package height, or profile, and to semiconductor device assemblies and packages of reduced profile. The present invention also relates to methods for fabricating the tape-type interposers and to methods for forming a semiconductor device assemblies and packages that include the tape-type interposers.
[0004] 2. State of the Art
[0005] Conventionally, semiconductor dice have been packaged in plastic or, less commonly, in ceramic packages. Packages may support, protect, and dissipate heat from semiconductor dice. Packages may also provide external connective elements for providing power and signal distribution to and from semiconductor dice, as well as for facilitating electrical testing, such as burn-in testing and circuit evaluation, of semiconductor dice prior to or after assembly thereof with higher-level components, such as carrier substrates or circuit boards.
[0006] The ever-decreasing sizes of electronic devices, such as cellular telephones, handheld computers, and portable computers, have driven the need for semiconductor device assemblies and packages with ever-decreasing profiles, as well as the need for semiconductor device assemblies and packages that consume ever-decreasing amounts of the surface areas, or “real estate”, of carrier substrates, such as circuit boards.
[0007] The need for semiconductor device assemblies and packages that consume ever-decreasing amounts of real estate has been met by use of external connection technologies, such as so-called “flip-chip” connections, in which a semiconductor device is positioned over a carrier therefore in an inverted orientation with contact pads (e.g., bond pads of a bare semiconductor die or contacts of a semiconductor device assembly or package) of the semiconductor device and corresponding terminal pads of the carrier in alignment with one another. Flip-chip type connections provide the desired number of connections to a semiconductor device without requiring that an assembly or package that includes the semiconductor device have peripheral edges that extend a substantial distance beyond the peripheral edges of the semiconductor device. This type of semiconductor device assembly or package is typically referred to as a “grind array” package (e.g., a ball grid array (BGA) package or pin grid array (PGA) package) due to the arrangement of input and output contacts thereof in a grid array connection pattern. Such contact pad arrangements facilitate the use of a greater number of connections than would otherwise be possible when contact pads are arranged only along the periphery of an interposer.
[0008] Grid array semiconductor device assemblies and packages typically include an interposer to which one or more semiconductor dice may be secured and electrically connected. A substrate of the interposer may be formed from a variety of different, typically electrically insulative or insulator-coated materials, including flexible materials, such as polymer (e.g., polyimide) films or tapes, and rigid materials, such as silicon, glass, ceramic, or organic materials (e.g., FR-4 resin).
[0009] Interposers for use in grid array assemblies and packages also typically include conductive traces that extend between first and second sets of contacts, with each of the foregoing being carried by the interposer substrate. Contacts of a first set are electrically connectable to corresponding bond pads of a semiconductor die. Contacts of a second set are configured for making external electrical connections to other electronic components, such as circuit boards or other semiconductor devices. When the first and second sets of contacts are on opposite sides of the interposer, conductive vias may be positioned along one or more conductive traces to facilitate communication between contact pads of the first set and their corresponding contact pads of the second set. The first and second sets of contact pads are arranged in such a way as to redistribute the locations of the bond pads of a semiconductor device secured to the interposer. Such redistribution may provide for a contact pad arrangement that is more desirable than the arrangement of bond parts on the semiconductor device, for a contact pad that is more useful than the bond pad arrangement in flip-chip applications, for increased spacing or pitch between adjacent contacts pads relative to that between corresponding, adjacent bond pads of the semiconductor device, or some combination of these features.
[0010] When such an interposer is assembled with a semiconductor device, the contact pads of the first group are typically connected to corresponding bond pads of the semiconductor device by way of discrete conductive elements, such as bond wires, conductive tape-automated bond (TAB) elements carried upon a flexible, dielectric substrate, or by so-called “flip-flop” bonding techniques, which employ conductive structures such as balls, bumps, columns, or other structures formed from conductive material, such as metal, metal alloy (e.g., solder), conductive or conductor-filled polymer, anisotropically (i.e., z-axis) conductive elastomer, or the like.
[0011] An interposer-semiconductor device assembly may communicate with electronic components external thereto by way of external conductive elements, such as conductive balls, bumps, columns, pins, or other structures, that extend from contact pads of the second set. When solder balls are employed, the connection pattern of such a semiconductor device assembly is termed a “ball grid array” (BGA) connection pattern or a “fine ball grid array” (FBGA) connection pattern, depending upon the spacing or pitch between adjacent solder balls. Similarly, when pins are used as the external conductive elements of such an assembly, the connection pattern of the assembly may be referred to as a “pin grid array” (PGA) connection pattern.
[0012] Conventionally, the thicknesses of such assemblies are defined by the cumulative thicknesses of the interposer, the adhesive material securing a semiconductor device thereto, the semiconductor device, the distance bond wires protrude above an active surface of the semiconductor device, and the distance external conductive elements extend from the interposer.
[0013] Several interposer designs have been developed to address the need for semiconductor device assemblies and packages of ever-decreasing profiles. For example, some rigid interposers include recesses for receiving all or part of a semiconductor device. The recesses of such interposers may also be configured to receive all or part of the discrete conductive elements (e.g., bond wires) that electrically connect bond pads of a semiconductor device to corresponding contact pads of the interposer. The profiles of grid array-type assemblies or packages including such interposers are typically defined by a combination of the thickness of the interposer, the distance that discrete conductive elements protrude above a surface of the interposer, and the height of conductive structures protruding from an opposite surface of the interposer. While these grid array packages are thinner than their predecessors by an amount equal to the full or partial thicknesses of the semiconductor devices and adhesive layers thereof, it is difficult, if not impossible, to further decrease their profiles.
[0014] Accordingly, there are needs for semiconductor device assemblies and packages having reduced profiles, as well as for an interposer configured to impart an assembly or package including the same with a thinner profile.
Brief Summary of the Invention
[0015] The present invention includes an interposer that may be used in semiconductor device assemblies and packages to impart such assemblies or packages with relatively thin profiles. In addition, the present invention includes flip-chip type semiconductor device assemblies and packages that include such interposers. The present invention also includes methods for fabricating the inventive interposers.
[0016] An interposer incorporating teachings of the present invention includes a thin substrate with at least one attach region. Each attach region of the interposer is configured to receive one or more semiconductor devices (e.g., one or more semiconductor dice). A first set of contact pads is positioned at or proximate to the attach region so that discrete conductive elements (e.g., bond wires, conductive tape-automated bonding (TAB) elements carried upon a dielectric film, leads, or conductive structures such as balls, bumps, columns, pins, etc. formed from conductive material) may appropriately connect bond pads of the one or more semiconductor devices to corresponding contact pads of the first set. Each contact pad of the first set, or first contact pad, may be electrically connected to a corresponding contact pad of a second set, or second contact pad, by way of a conductive trace that extends therebetween.
[0017] In addition, an interposer according to the present invention may include a ground plane, a thermally conductive structure, which may form all or part of a thermal transfer element, or a combination thereof. If any of these structures are present, they may be formed on the same surface of the interposer as that on which a die attach region is located and extend proximate to or at least partially into the die attach region. If these structures extend into the die attach region, they may comprise a part of the die attach region so as to be in contact with a semiconductor device upon placement thereof in that die attach region.
[0018] The interposer may also include “dummy” contact pads that do not communicate with a bond pad of the semiconductor device. Instead, the dummy contact pads may communicate with or comprise a part of a ground place and/or a thermally conductive structure of the interposer. Dummy contact pads that communicate with or that are part of a thermally conductive structure of the interposer may be positioned so as to facilitate the transfer of heat away (i.e., the dissipation of heat) from a semiconductor device secured to the interposer or from an assembly or package that includes the interposer.
[0019] Each of the contact pads and conductive traces of the interposer may be carried upon the same, first surface thereof and in a single layer. Alternatively, the first and second sets of contact pads may be carried on opposite surfaces of the interposer substrate, with at least portions of the conductive traces, or electrically conductive vias positioned along the lengths thereof, being carried internally within the interposer substrate.
[0020] An interposer that incorporates teachings of the present invention also includes recesses that are configured to partially receive conductive structures, such as balls, bumps, columns, or pins. The recesses may be formed in a second surface of the interposer substrate, which is opposite from the first surface thereof or, if a semiconductor device is to be secured to the interposer in a flip-chip orientation, in the first surface of the interposer substrate. Each recess exposes and, thus, communicates with at least a portion of a surface of a corresponding second contact pad, dummy contact pad, or a portion of a ground plane and/or thermally conductive structure. The recesses may be arranged in a grid array or otherwise, as desired or required, to effect electrical connection to higher-level packaging.
[0021] A method for forming the interposer includes forming the first, second, and dummy contact pads, as well as the conductive traces, from one or more layers of conductive material on the interposer substrate. It one or both of a ground plane and a thermally conductive structure are desired, these structures may also be formed from the layer or layers of conductive material. By way of example only, each layer of conductive material may be laminated onto at least a portion of a surface of the interposer substrate or deposited thereon (e.g., by physical vapor deposition (PVD), such as sputtering, or by chemical vapor deposition (CVD)). Also by way of example and not to limit the scope of the present invention, the conductive features may be formed by known patterning processes. The recesses may be formed in the second surface of the interposer substrate at locations that correspond to the positions of each of the second contact pads and the dummy contact pads to which electrical connection is desired. Any suitable process may be used to form the recesses, including, without limitation, mask and etch processes that are appropriate for the material of the interposer substrate, laser ablation, die cutting or punching, drilling, milling, or other means known in the art. Formation of the recesses may be effected either before or after formation of the conductive features.
[0022] An assembly according to the present invention includes the interposer with at least one semiconductor device secured to a corresponding die attach region thereof. Each semiconductor device of such an assembly or package may be attached to a corresponding die attach region of the interposer as known in the art, such as by use of an adhesive material, an adhesive-coated element (e.g., adhesive-coated tape), or otherwise. If the die attach region of the interposer includes a thermally conductive structure, a thermally conductive adhesive material may be used to secure the semiconductor device to the interposer and in thermal communication with the thermally conductive structure thereof. Bond pads of each semiconductor device may be electrically connected to corresponding first contact pads. Second contact pads that correspond to each first contact pad in communication with a bond pad of a semiconductor device have conductive structures, such as balls, bumps, columns, or pins formed from conductive material, secured thereto. Each of the conductive structures is partially contained within the recess that corresponds to the second contact pad to which that conductive structure is secured. In addition, if dummy contact pads are present on the interposer, one or more of the dummy contact pads may be have conductive structures secured thereto. Conductive structures that correspond to dummy contact pads of the interposer may also be partially contained within corresponding recesses.
[0023] The use of a relatively thin interposer substrate that at least partially encompasses the conductive structures may reduce the overall height, or profile, of a semiconductor device assembly or package relative to an equivalent assembly or package with conductive structures that are not recessed relative to the interposer thereof.
[0024] Further, if the interposer of such a semiconductor device assembly or package includes a thermal transfer element or other thermally conductive structure in contact with the semiconductor device of the assembly or package, conductive structures that communicate with dummy contact pads or with the thermally conductive structure itself may provide enhanced thermal dissipation from the semiconductor device during operation thereof. In such an embodiment, the semiconductor device is oriented on the interposer in such a way that the thermal transfer element or other thermally conductive structure of the interposer and the semiconductor device are in contact with one another.
[0025] Assemblies according to the present invention that includes more than one semiconductor device are referred to as multi-chip modules (MCMs). An MCM may be formed by stacking multiple assemblies of the present invention with adjacent assemblies electrically connected to one another by way of electrical connections between conductive structures protruding from an upper semiconductor device assembly and corresponding contact pads of a third set, or third contact pads, on an interposer of an underlying semiconductor device assembly. Each of the contact pads of the underlying assembly may communicate with either a first contact pad and, thus, a corresponding bond pad of a semiconductor device of that assembly or a second contact pad of the underlying assembly which, in turn, communicates with a conductive structure secured thereto.
[0026] Alternatively, the semiconductor devices of an MCM that incorporates teachings of the present invention may be stacked relative to one another or positioned at different locations on a singe interposer and electrically connected to that interposer by discrete conductive elements positioned between bond pads of the semiconductor devices and corresponding first contact pads of the interposer.
[0027] A semiconductor device package according to the present invention includes an assembly with a suitable encapsulant or packaging material at least partially protecting one or both of a semiconductor device of the assembly and discrete conductive elements that electrically connect bonds pads of the semiconductor device assembly and corresponding first contact pads of the interposer.
[0028] Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
Brief Description of the Several Views of the Drawings
[0029] In the drawings, which illustrate exemplary embodiments for carrying out the invention:
[0030] FIG. 1A is top view of an interposer incorporating teachings of the present invention;
[0031] FIG. 1B is a top view of an interposer area depicted in FIG. 1A ;
[0032] FIG. 1C is a cross-sectional representation of the interposer area depicted in FIG. 1B ;
[0033] FIG. 2A is a cross-sectional representation of a semiconductor device package incorporating the teachings of the present invention;
[0034] FIG. 2B is a cross-sectional representation of a variation of the semiconductor device package illustrated in FIG. 2A ;
[0035] FIG. 2C is a cross-sectional representation of the semiconductor device package illustrated in FIG. 2A with an increased thermal element are for heat dissipation;
[0036] FIG. 2D is a cross section of the semiconductor package illustrated in FIG. 2A with both an increased thermal element area and thermally conductive structures attached thereto;
[0037] FIG. 2E is a cross-sectional representation of the semiconductor device package illustrated in FIG. 2A with an increased area for thermally conductive structures and at least one heat transfer element attached thereto;
[0038] FIG. 3 is a cross-sectional representation of an exemplary embodiment of a multi-chip module incorporating teachings of the present invention, in which a series of separately packaged semiconductor devices are positioned in a stacked arrangement;
[0039] FIG. 4A is a cross-sectional representation of another exemplary embodiment of a multi-chip module incorporating teachings of the present invention, wherein semiconductor devices are stacked over and electrically connected to a single interposer;
[0040] FIGS. 4B , 4C, and 4D are cross-sectional representations of variations of the multi-chip module in FIG. 4A ;
[0041] FIG. 5 is a cross-sectional representation of another exemplary embodiment of an interposer of the present invention, which includes a recess for at least partially receiving a semiconductor device, as well as a semiconductor device assembly including the interposer;
[0042] FIG. 6 is a cross-sectional representation of yet another exemplary embodiment of an interposer according to the present invention, which is configured to have at least one semiconductor device flip-chip bonded thereto, as well as an assembly including the interposer and a semiconductor device;
[0043] FIG. 7 is a cross-sectional representation of an interposer that incorporates teachings of the present invention and includes a semiconductor device flip-chip bonded to the same side thereof as that from which conductive structures protrude, as well as a semiconductor device assembly including the interposer; and
[0044] FIG. 8 is a side view of a multi-chip module including a plurality of semiconductor devices positioned at different lateral locations on the same interposer.
Detailed Description of the Invention
[0045] The present invention includes an interposer for use in semiconductor device assemblies and packages, assemblies and packages including the interposer, and multi-chip modules. The present invention also includes methods for designing and forming the interposer, as well as for forming semiconductor device assemblies and packages that include the interposer.
[0046] Referring to FIGS. 1A-C , an interposer 20 of the present invention is illustrated. The interposer 20 includes a substrate 12, which is also referred to herein as an “interposer substrate,” and at least one layer 52 of conductive structures. As depicted, the at least one layer 52 of conductive structures includes first contact pads 4 located proximate an attach location or region 7 on the substrate 12 and conductive traces 8 extending somewhat laterally from corresponding first contact pads 4 to corresponding second contact pads 2. As shown in FIG. 1C , apertures 14 that are formed at least partially through the substrate 12 expose second contact pads 2 therethrough.
[0047] The substrate 12 may be formed from either a rigid or flexible material and may comprise a substantially planar member. Silicon or another semiconductor material (e.g., gallium arsenide, indium phosphide, etc.) may be used to form the substrate 12 with at least some surfaces thereof, including those that will contact or be located proximate to the conductive structures of the interposer 20 or another semiconductor device component to be assembled therewith, being covered with an electrically insulative material (e.g., a silicon oxide or silicon nitride) to prevent electrical shorting of the conductive structures of the interposer 20. Other suitable materials for forming the interposer substrate 12 include, without limitation, FR-4 resin, glass, ceramics, and polyimide.
[0048] The second contact pads 2 of the interposer 20 are arranged to provide a desired pattern, or “footprint”, of electrical connections to facilitate communication between at least one semiconductor device to be secured to the interposer 20 and external electronic devices through a larger-scale substrate, such as a circuit board or other carrier.
[0049] FIGS. 1B and 1C depict a second contact pad 2 of an interposer 20 incorporating teachings of the present invention. Conductive material, such as copper, aluminum, gold, or other conductive material, that is carried by the substrate 12 forms the second contact pads 2, as well as the conductive traces 8 and the first contact pads 4. When the second contact pads 2 are part of a layer 52 of conductive structures that is carried upon a surface of the substrate 12, areas of the substrate 12 that are superimposed by the second contact pads 2 are substantially removed to form the receptacles 11, which facilitate the formation of electrical connections between the second contact pads 2 of the interposer 20 and other components, such as a circuit board or other carrier. The receptacles 11 are configured to at least partially receive conductive structures, such as balls, bumps, columns, pins, or other elements formed from conductive material such as a metal or metal alloy (e.g., solder) or a conductive or conductor-filled elastomer. Generally, it is preferable that the second contact pads 2 have a larger surface area than the adjacent end of the receptacle 11 corresponding thereto so that the substrate 12 will still provide adequate peripheral support for each second contact pad 2.
[0050] Optionally, as shown in FIG. 1C , a protective layer 80 may be formed or positioned over conductive traces 8 and second contact pads 2, opposite from substrate 12. Protective layer 80 may provide additional physical support for second contact pads 2, as well as for conductive traces 8. In addition, protective layer 80 electrically insulates conductive traces 8 and second contact pads 2. Exemplary materials that may be used to form protective layer 80 include, but are not limited to, dielectric polymers, such as polyimide. By way of example only, a dielectric polymer may be coated over conductive traces 8 and second contact pads 2 by known processes (e.g., spin-on coating, use of a doctor blade, screen printing, sprayed on, etc.) or may comprise a preformed film (e.g., polyimide tape) that is adhered to substrate 12 over conductive traces 8 and second contact pads 2.
[0051] The use of receptacles 11 in the interposers 20 of the present invention may shorten the physical lengths of circuits between the first contact pads 4 and their corresponding second contact pads 2, which may reduce electrical inductance relative to that of a more conventional interposer by eliminating the need for conductive vias extending through the thickness of the substrate 12.
[0052] Although FIG. 1C depicts a receptacle 11 as exposing a second contact pad 2, the receptacles 11 may alternatively expose a portion of a conductive trace 8, a first contact pad 4, or another feature along a conductive path between a first contact pad 4 and its corresponding second contact pad 2. As such, some receptacles 11 may facilitate testing of particular circuits once conductive structures have been secured to the second contact pads 2 of the interposer 20 and one or more semiconductor devices have been assembled therewith.
[0053] The receptacles 11 may be formed with draft angles, countersinks, chamfers, or radii or, alternatively, as recesses with substantially vertical sides. In addition, the cross-sectional shapes of the receptacles 11, taken transverse to the depths thereof, may have circular, rectangular, or other desired shapes. Any process that is suitable for removing material of the type from which the interposer substrate 12 is formed may be used to form the receptacles 11. For example, mask and etch processes may be used to form receptacles 11 in a substrate 12 that is formed from a semiconductor material, glass, or ceramic. Substrates 12 that are formed from resins, or polymers, may have receptacles 11 formed therein by mechanical processes, such as drilling (including laser drilling), punching, milling, or die cutting.
[0054] The interposer 20 of the present invention may include a thermally conductive element 6, which may be formed from a thermally conductive material (i.e., a material conducive to heat transfer), such as copper, aluminum, gold, or the like. The thermally conductive element 6 may increase the overall thermal mass of the interposer 20 and, thus, act as a so-called “heat sink” for a semiconductor device positioned in thermal communication therewith. As depicted, the thermally conductive element 6 is located completely within the attach region 7. Alternatively, a thermally conductive element 6 may be located only partially within the attach region 7 or lie completely outside of the attach region 7 and proximate thereto. Preferably, the thermally conductive element 6 is configured to thermally communicate with a semiconductor device disposed upon the interposer 20 so as to convey heat therefrom during operation of the semiconductor device. By way of example only, the thermally conductive element 6 may comprise a part of the at least one layer 52 of conductive structures and may be formed from the same material as one or more of the other conductive structures of that layer 52. Preferably, the thermally conductive element 6 is electrically isolated from other electrically conductive structures of the interposer 20.
[0055] The interposer 20 may also include a ground plane 5. The thermally conductive element 6 and the ground plane 5 may comprise the same element or separate elements from one another. Like the thermally conductive element 6, the ground plane 5 may be positioned completely within, partially within, or proximate to an attach region 7 of the interposer substrate 12.
[0056] Some of the receptacles 11 that are formed at least partially through the interposer substrate 12 may expose portions of a ground plane 5, a thermally conductive element 6, or a contact pad that communicates with the ground plane 5 and/or thermally conductive element 6. When receptacles 11 are used to facilitate the transfer of heat away from an assembly or package that includes the interposer, the location, volume, and shape of each such receptacle 11 may be tailored to provide particular heat dissipation characteristics. In addition or in the alternative, grooves (not shown) or other structures may be formed partially or completely through the interposer substrate 12 to expose portions of a thermally conductive element 6 and to facilitate the transfer of heat away from an assembly or package including the interposer 20. As an example, and not to limit the scope of the present invention, structures such as receptacles 11 and/or grooves (not shown) that facilitate the transfer of heat away from the thermally conductive element 6 may be distributed across the substrate 12 over roughly the same area as that occupied by thermally conductive element 6.
[0057] As another alternative, shown in FIGS. 2C-2E , an aperture 14′ may be formed through the interposer substrate 12′ to expose a large, central portion of the thermally conductive element 6 therethrough, with at least some peripheral regions of the thermally conductive element 6 being secured to and supported by the interposer substrate 12′.
[0058] Referring now to FIG. 2A , a package 21 including the above-described interposer 20 and a semiconductor device 36 (e.g., the illustrated semiconductor die) affixed thereto is depicted. The semiconductor device 36 may be secured to an attach region 7 of the interposer 20 by way of a die attach material 38, such as a suitable adhesive or adhesive-coated element. The bond pads 42 of the semiconductor device 36 may be electrically connected with corresponding first contact pads 4 of the interposer 20 by way of bond wires 32 or other intermediate conductive elements (e.g., leads, TAB elements carried by a dielectric film, etc.) that are secured to second contact pads 2 formed on the top surface 10 (FIG. 1A ) thereof.
[0059] In addition, package 21 includes electrically conductive structures 34 secured to at least some of the second contact pads 2 of the substrate 12. The electrically conductive structures 34 are positioned at least partially within the receptacles 11 formed in the interposer substrate 12 and, thus, are at least partially laterally surrounded by the interposer substrate 12. Electrically conductive structures 34 may also be secured to a ground plane 5 of the interposer 20 or a contact (not shown in FIG. 2A ) that communicates with the ground plane 5.
[0060] Thermally conductive structures 50, which resemble and may be formed from the same materials as those from which the electrically conductive structures 34 are formed, may be secured to a thermally conductive element 6 of the interposer 20 or to a contact (not shown in FIG. 2A ) that communicates with the thermally conductive element 6. As with the thermally conductive element 6, the thermally conductive structures 50 may increase the overall thermal mass of a package 21 and, thus, act as a heat sink for the adjacent thermally conductive element 6, as well as for a semiconductor device 36 in communication with the thermally conductive element 6. In the event that a single structure forms both a ground plane 5 and a thermally conductive element 6, the conductive structures 34/50 protruding therefrom may be formed from a material that is both electrically and thermally conductive.
[0061] The electrically conductive structures 34 may, by way of example only, comprise balls, bumps, columns, pins, or other structures that are formed from an electrically conductive material, such as a metal, a metal alloy (e.g., solder), a conductive elastomer, or a conductor filled elastomer. Also by way of example, the thermally conductive structures 50 may be formed from a metal, a metal alloy, or another thermally conductive material.
[0062] When the electrically conductive structures 34 or thermally conductive structures 50 comprise solder, another metal alloy, or a metal, these structures may be formed, as known in the art, by use of a solder mask 40 that has been secured to (in the case of a preformed film solder mask) or formed on (in the case of an applied solder mask material) the substrate 12 of interposer 20. Once the metal or solder structures have been formed, the solder mask 40 may remain in place adjacent to the interposer 20 or, optionally, be removed from the interposer 20.
[0063] When one or more semiconductor devices 36 have been secured and electrically connected to the interposer 20, each semiconductor device 36 may be partially or fully covered with an encapsulant material 30 of a known type, such as a suitable pot mold material, transfer mold material, glob top material, conformal coating material, or the like. Such encapsulant material 30 protects the covered regions of each semiconductor device 36, as well as the bond wires 32 or other intermediate conductive elements that electrically connected the bond pads 42 of the semiconductor device 36 and their corresponding first contact pads 4 on the interposer 20.
[0064] A package 21 of the present invention may have a total thickness of less than about 0.8 mm, making it suitable for use in compact electronic devices, such as cellular telephones, handheld computers, and portable computers, where such low-profile packages are required or desired.
[0065] FIG. 2B depicts a variation of package 21, in which the ends of the thermally conductive structures 50 the protrude from the interposer 20 are connected to one another by way of a heat transfer element 48. The heat transfer element 48, which further increases the overall thermal mass of the package 21 and, therefore, provides heat sink properties, effectively increases the surface area from which heat may dissipate and may, thereby, increase the rate at which the package 21 is able to dissipate heat by way of convection or radiation. As shown, the heat transfer element 48 is a substantially planar, unitary structure. Alternatively, the heat transfer element 48 may be formed from a number of separate sections. The heat transfer element 48 may optionally include holes, cut-outs, varying cross-sectional properties, or the like, or some combination thereof.
[0066] In addition, a surface 51 of the heat transfer element 48 may be mechanically, chemically, or otherwise configured to further enhance the ability of the heat transfer element 48 to dissipate heat from the semiconductor device 36. As examples of chemical treatments of the surface 51 of heat transfer element 48, processes such as coating, greening, or blackening may be employed to increase the emissivity of the heat transfer element 48 for radiative heat transfer. Examples of mechanical configuration of the surface 51 of the heat transfer element 48 to enhance its heat dissipative properties include geometrical enhancements such as grooves, roughening, or other processes that increase the area of the surface 51. Such surface treatments may be effected before or after the heat transfer element 48 is attached to the thermally conductive structures 50. One or more regions of the surface of the heat transfer element 48 may also be coated with dielectric material to prevent element shorting.
[0067] FIGS. 2C-E depict another embodiment of a package 21′, which includes an interposer 20′ with an interposer substrate 12′ that includes an aperture 14′ formed therethrough to expose a large portion of the central region of a thermally conductive element 6 that underlies the back side 37 of a semiconductor device 36. At least some of the peripheral edges of the thermally conductive element 6 overlap a surface of the interposer substrate 12′ and are physically supported thereby. Also, the solder mask 40 of package 21′, if any, does not extend over this portion of the thermally conductive element 6.
[0068] The exposed portion of the thermally conductive element 6 may remain exposed through the interposer substrate 12′, as depicted in FIG. 2C. Any exposed regions of the surface of the thermally conductive element 6 may be chemically or mechanically treated in such a way as to enhance the thermally dissipative properties thereof, as well as to form an electrically insulative coating thereon. Alternatively, as shown in FIG. 2D , the package 21′ may include thermally conductive structures 50 that are positioned within the aperture 14′, secured to and protrude from exposed regions of the thermally conductive element 6, and are at least partially laterally surrounded by the interposer substrate 12′. FIG. 2E depicts another alternative, in which the package 21′ includes a heat transfer element 48 secured to thermally conductive structures 50 that are secured to and protrude from the thermally conductive element 6.
[0069] Turning now to FIG. 5 , another exemplary embodiment of interposer 20″ according to the present invention is depicted. Interposer 20″ includes a receptacle 22 that is configured to at least partially receive a semiconductor device 36 to be electrically connected thereto. The remaining features of interposer 20″ are substantially the same as those of interposer 20.
[0070] FIG. 6 depicts another embodiment of an interposer 120, of which the first contact pads 4 are positioned in an attach region 7 and positioned to mirror the locations of bond pads 42 so as to facilitate flip-chip attachment of a semiconductor device 36 thereto. The remaining features of interposer 120 are substantially the same as those of interposer 20.
[0071] Referring to FIG. 7 , another embodiment of interposer 120″ is depicted. Interposer 120″ includes a receptacle 22″ formed in the same surface as that to which receptacles 11 open. Receptacle 22″ is configured to at least partially receive a semiconductor device 36 in a flip-chip orientation. Accordingly, first contact pads 4″ are positioned within the receptacle 22″. Conductive traces 8″ that communicate with the first contact pads 4″ extend across the interposer substrate 12″, either on a surface thereof, as shown, or internally therethrough. The conductive traces 8″ extend laterally to the locations of corresponding second contact pads 2″, which are exposed through the receptacles 11 that are formed through the interposer substrate 12″ so as to at least partially expose corresponding second contact pads 2″.
[0072] Turning now to FIG. 3 , an exemplary embodiment of a multi-chip module 60 according to the present invention is depicted. As shown, the multi-chip module 60 includes two packages 121: an upper package 121U and a lower package 121L.
[0073] At least the lower package 121L of such a multi-chip module 60 includes an aperture 9 formed through the top of the encapsulant material 30 thereof. Each aperture 9 is configured to at least partially receive a corresponding conductive structure 34 that protrudes from the bottom of an overlying upper package 121U. A contact pad of a third set, which contact pad is referred to herein as a third contact pad 16, is exposed within each aperture 9.
[0074] Some third contact pads 16 of the package 121 may communicate with corresponding first contact pads 4 and, thus, ultimately, with the bond pads 42 and corresponding internal circuitry a semiconductor device 36 of the package 121 by way of a conductive trace 8 positioned between the third contact pad 16 and the corresponding first contact pad 4. Some third contact pads 16 of the package 121 may communicate with corresponding second contact pads 2 and, thus, ultimately with one or more electronic components that are external to the package 121 by way of a via 15 or other conductive element positioned between the third contact pad 16 and the corresponding second contact pad 2. Thus, a conductive structure 34 that protrudes from an upper package 121U and its corresponding third contact pad 16 of the next-lower package 121L may facilitate communication between a semiconductor device 36 of the upper package 121L may facilitate communication between a semiconductor device 36 of the upper package 121U and either a semiconductor device 36 of the next-lower package 121L or an external electronic device.
[0075] Based on an overall package height of about 0.8 mm (assuming the height that the encapsulant material 30 protrudes above the interposer 20 is about 0.5 mm, that the receptacles 11 extend completely through the interposer 20, and that the electrically conductive structures 34 therein have heights of about 0.3 mm), the overall thickness of the multi-chip module 60 depicted in FIG. 3 may be about 1.5 mm since the apertures 9 at least partially receive the heights of the electrically conductive structures 34 that protrude from the upper package 121U.
[0076] While FIG. 3 depicts a multi-chip module 60 that includes two vertically stacked packages 121U and 121L, it will be understood that a multi-chip module incorporating teachings of the present invention may include more than two packages.
[0077] Another exemplary embodiment of multi-chip module incorporating teachings of the present invention may be formed by securing multiple semiconductor devices to a single interposer. The semiconductor devices may be positioned at different locations on the interposer, as shown in FIG. 8 , or stacked over one or more locations of the interposer, as shown in FIGS. 4A-D .
[0078] With reference to FIG. 4A , a multi-chip module 70 that includes a single interposer 20 with semiconductor devices 36, 36′ stacked over the same attach region 7 thereof is depicted. The lower semiconductor device 36 is secured to the interposer 20 by way of a die attach material 38, while another quantity of die attach material 39, such as a suitable adhesive or adhesive-coated element, secures the upper semiconductor device 36′ to the lower semiconductor device 36. Intermediate conductive elements, such as the depicted bond wires 32, 32′, electrically connect respective bond pads 42, 42′ of the semiconductor devices 36, 36′ to corresponding first contact pads 4, 4′ of the interposer 20.
[0079] The multi-chip module 70 may also include electrically conductive structures 34 and/or thermally conductive structures 50 that communicate with second contact pads 2 (FIGS. 1A-C ) and a thermally conductive element 6, respectively.
[0080] Such a multi-chip module 70 assembly may be packaged, as known in the art, such as by applying a suitable encapsulant material 30 (e.g., a glob-top type encapsulant, a transfer molded or pot molded type encapsulant, etc.) over at least portions of semiconductor devices 36, 36′, the intermediate conductive elements (e.g., bond wires 32, 32′), and at least portions of the interposer 20.
[0081] In FIG. 4B , a multi-chip module 70′ that includes a plurality of semiconductor devices 36, 36′ and an interposer 20′ of the type depicted in FIGS. 2A-C is illustrated. In the depicted example, the thermally conductive structures 50 of the multi-chip module 70′ are positioned within the aperture 14′ formed through the substrate 12′ of the interposer 20′ and are secured directly to the thermally conductive element 6. In addition, the multi-chip module 70′ may include a heat transfer element 48 secured to at least some of the thermally conductive structures 50. FIG. 4C illustrates an embodiment of multi-chip module 70′ in which the thermally conductive element 6 is exposed through the aperture 14′ formed through the interposer substrate 12′.
[0082] Also, as shown in FIGS. 4C and 4D , a second thermally conductive element 6′ may be positioned over an active surface 35′ of the upper semiconductor device 36′ to facilitate the dissipation of heat therefrom. Of course, in order to provide the desired heat transfer characteristics, at least a portion of the second thermally conductive element 6′ may be exposed through an encapsulant material 30 that covers portions of the upper semiconductor device 36′. As with thermally conductive element 6, one or more surfaces of the second thermally conductive element 6′ may be chemically or mechanically treated so as to improve the heat dissipation characteristics thereof.
[0083] As depicted in FIG. 8 , an interposer 20″′ with more than one attach region 7 thereon may be used to form a multi-chip module 70″′ with semiconductor devices 36 at different lateral positions. Of course, each semiconductor device 36 may be secured and electrically connected to such an interposer 20″′ as described above with reference to FIG. 2A.
[0084] Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some exemplary embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. Features from different embodiments may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions, and modifications to the invention, as disclosed herein, which fall within the meaning and scope of the claims are to be embraced thereby.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. An interposer for use in a semiconductor device assembly or package, comprising:
a substantially planar interposer substrate;
at least one attach region on a surface of the interposer substrate including at least one conductive structure for contacting a back side of a semiconductor die;
a plurality of first contact pads proximate to the at least one attach region;
a plurality of second contact pads carried by the interposer substrate, each second contact pad corresponding to a first contact pad of the plurality of first contact pads and electrically connected thereto by a conductive trace extending therebetween;
contact receptacles formed at least partially through the interposer substrate and in alignment with at least some second contact pads of the plurality of second contact pads; and
at least one additional receptacle formed at least partially through the interposer substrate to expose at least a portion of the at least one conductive structure of the at least one attach region.
2. The interposer of claim 1, wherein each of the plurality of first contact pads, the conductive traces, and the plurality of second contact pads is carried upon the same surface of the interposer substrate.
3. The interposer of claim 2, wherein the at least one attach region is located on the same surface as the plurality of first contact pads, the conductive traces, and the plurality of second contact pads.
4. The interposer of claim 1, wherein the plurality of second contact pads is carried upon an opposite surface of the interposer substrate from that in which the plurality of contact receptacles is formed.
5. The interposer of claim 1, wherein the at least one attach region is located on an opposite surface of the interposer substrate from that in which the plurality of contact receptacles is formed.
6. The interposer of claim 1, wherein the at least one attach region is located upon the same surface of the interposer substrate as that in which the plurality of contact receptacles is formed.
7. The interposer of claim 6, further comprising: at least one receptacle formed in the interposer substrate at the at least one attach region.
8. The interposer of claim 7, wherein the plurality of first contact pads is located within the at least one receptacle.
9. The interposer of claim 8, wherein at least portions of the conductive traces are carried within the interposer substrate.
10. The interposer of claim 1, wherein the at least one conductive structures comprises
at least one of an electrically conductive structure and a thermally conductive element.
11. The interposer of claim 1, further comprising:
at least one third contact pad accessible from a surface of the substantially planar interposer substrate opposite that in which the plurality of contact receptacles is formed.
12. The interposer of claim 11, wherein the at least one third contact pad communicates with at least one of a first contact pad and a second contact pad.
13. A semiconductor device assembly, comprising:
an interposer including contact pads recessed relative to a surface thereof;
at least one semiconductor device positioned over the interposer, in contact with at least one conductive structure of the interposer, and including bond pads that communicate with corresponding one of the contact pads; and
at least one discrete conductive element secured to the at least one conductive structure and at least partially laterally surrounded by the interposer.
14. The semiconductor device assembly of claim 13, wherein the at least one semiconductor device is secured to the same surface as that in which the contact pads are recessed.
15. The semiconductor device assembly of claim 13, wherein the interposer comprises a recess configured to at least partially receive the at least one semiconductor device.
16. The semiconductor device assembly of claim 14, wherein the at least one semiconductor device is secured and electrically connected to the interposer in a flip-chip orientation.
17. The semiconductor device assembly of claim 13, wherein the at least one semiconductor device is secured to an opposite surface from that in which the contact pads are recessed.
18. The semiconductor device assembly of claim 17, wherein the interposer comprises a recess configured to at least partially receive the at least one semiconductor device.
19. The semiconductor device assembly of claim 13, wherein the contact pads are carried upon an opposite surface of the interposer than that in which contact receptacles in which the contact pads are recessed are formed.
20. The semiconductor device assembly of claim assembly of claim 13, wherein the at least one conductive structure comprises at least one of a ground plane and a thermally conductive element on the interposer and in contact with at least a portion of a back side of the at least one semiconductor device and the interposer further includes at least one receptacle exposing the ground plane, the thermally conductive element, or an additional contact pad in communication with the ground plane or the thermally conductive element, the at least one receptacle being formed in the same surface of the interposer as that in which the contact pads are recessed.
21. A method for fabricating an interposer, comprising:
providing a substantially planar interposer substrate with a conductive layer on a surface thereof;
patterning the conductive layer to form first contact pads, conductive traces extending laterally from the first contact pads, second contact pads opposite at an opposite end of the conductive traces from the first contact pads, and at least one conductive structure configured to contact a back side of a semiconductor device;
forming contact receptacles in an opposite surface of the substantially planar interposer substrate from that on which the conductive layer is formed, each receptacle exposing at least a portion of a corresponding second contact pad; and
forming at least one additional receptacle in the opposite surface to expose at least a portion of the at least one conductive structure.
22. The method of claim 21, further comprising:
forming the conductive layer on the surface of the substantially planar interposer substrate.
23. The method of claim 21, further comprising:
forming at least one recess for at least partially receiving at least one semiconductor device in a surface of the substantially planar interposer substrate.
24. The method of claim 23, wherein forming the at least one recess is effected in the same surface as that upon which the conductive layer is formed.
25. The method of claim 23, wherein forming the at least one recess is effected in a different surface than that upon which the conductive layer is formed.
26. A method for designing an interposer, comprising:
configuring a substantially planar interposer substrate;
configuring at least one attach location on a surface of the substantially planar interposer substrate;
configuring first contact pad locations to be carried by the substantially planar interposer substrate;
configuring conductive trace locations to be carried by the substantially planar interposer substrate;
configuring second contact pad locations to be carried by the substantially planar interposer substrate, each second contact pad location being configured to be offset from a corresponding first contact pad location, each conductive trace location being configured to extend between the first second corresponding contact pad locations;
configuring at least one conductive structure to be carried at least partially by the at least one attach location;
configuring contact receptacles to be formed in the substantially planar interposer substrate, a least some of the contact receptacles being configured to at least partially expose corresponding second contact pad locations; and
configuring at least one additional receptacle to be formed in the substantially planar interposer substrate to expose at least a portion of the at least one conductive structure.
27. The method of claim 26, wherein configuring the at least one attach location comprises configuring the at least one attach location on the same surface of the substantially planar substrate as that in which the contact receptacles are configured.
28. The method of claim 26, wherein configuring the at least one attach location comprises configuring the at least one attach location in an opposite surface of the substantially planar substrate from that in which the receptacles are configured.
29. The method of claim 26, wherein configuring the at least one conductive structure comprises configuring at least one thermally conductive element location at least partially within the at least one attach location.
30. The method of claim 29, wherein configuring the at least one additional receptacle comprises configuring at least one receptacle to expose at least one of the at least one theramlly conductive element location and a location of an additional contact configured to communicate with the at least one thermally conductive element.
31. The method of claim 26, wherein configuring the at least one conductive structure comprises configuring at least one ground plane location at least partially within the at least one attach location.
32. The method of claim 31, wherein configuring the at least one additional receptacle comprises configuring at least one receptacle to expose at least one of the at least one ground plane location and a location of an additional contact configured to communicate with the at least one ground plane.
33. A method for forming a semiconductor device assembly, comprising:
providing an interposer with recessed contact pads;
securing at least one semiconductor device to an attach location of the interposer, a back side of the at least one semiconductor device contacting a conductive structure carried at least partially by the attach location;
electrically connecting at least one semiconductor device with the interposer; and
securing at least one discrete conductive element to the conductive structure, the at least one discrete conductive element being at least partially laterally surrounded by the interposer.
34. The method of claim 33, wherein electrically connecting comprises securing the at least one semiconductor device to the same surface of the interposer as that in which the contact pads are recessed.
35. The method of claim 33, wherein electrically connecting comprises securing the at least one semiconductor device to an opposite surface of the interposer as that in which the contact pads are recessed.
36. The method of claim 33, further comprising:
at least partially encapsulating at least the at least one semiconductor device.
Patent Citations (179)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3239496(A) | 1966-03-01 | Jursich | Applicant |
| US4074342(A) | 1978-02-01 | Honn et al. | Applicant |
| US4807021(A) | 1989-02-01 | Okumura | Applicant |
| US4818728(A) | 1989-04-01 | Rai et al. | Applicant |
| US4954875(A) | 1990-09-01 | Clements | Applicant |
| US5148265(A) | 1992-09-01 | Khandros | Applicant |
| US5346861(A) | 1994-09-01 | Khandros | Applicant |
| US5347159(A) | 1994-09-01 | Khandros et al. | Applicant |
| US5366794(A) | 1994-11-01 | Nakao | Applicant |
| US5385869(A) | 1995-01-01 | Liu et al. | Applicant |
| US5386341(A) | 1995-01-01 | Olson et al. | Applicant |
| US5397921(A) | 1995-03-01 | Karnezos | Applicant |
| US5404044(A) | 1995-04-01 | Booth et al. | Applicant |
| US5409865(A) | 1995-04-01 | Karnezos | Applicant |
| US5422205(A) | 1995-06-01 | Inoue et al. | Applicant |
| US5438477(A) | 1995-08-01 | Pasch | Applicant |
| US5448511(A) | 1995-09-01 | Paurus et al. | Applicant |
| US5468681(A) | 1995-11-01 | Pasch | Applicant |
| US5489804(A) | 1996-02-01 | Pasch | Applicant |
| US5504277(A) | 1996-04-01 | Danner | Applicant |
| US5598033(A) | 1997-01-01 | Behlen et al. | Applicant |
| US5608265(A) | 1997-03-01 | Kitano et al. | Applicant |
| US5646446(A) | 1997-07-01 | Nicewarner, Jr. et al. | Applicant |
| US5663530(A) | 1997-09-01 | Schueller et al. | Applicant |
| US5668405(A) | 1997-09-01 | Yamashita | Applicant |
| US5674785(A) | 1997-10-01 | Akram et al. | Applicant |
| US5679977(A) | 1997-10-01 | Khandros | Applicant |
| US5683942(A) | 1997-11-01 | Kata | Applicant |
| US5697148(A) | 1997-12-01 | Lance, Jr. et al. | Applicant |
| US5710071(A) | 1998-01-01 | Beddingfield et al. | Applicant |
| US5719449(A) | 1998-02-01 | Strauss | Applicant |
| US5721151(A) | 1998-02-01 | Padmanabhan et al. | Applicant |
| US5723347(A) | 1998-03-01 | Hirano et al. | Applicant |
| US5739585(A) | 1998-04-01 | Akram et al. | Applicant |
| US5742100(A) | 1998-04-01 | Schroeder et al. | Applicant |
| US5747982(A) | 1998-05-01 | Dromgoole et al. | Applicant |
| US5752182(A) | 1998-05-01 | Nakatsuka et al. | Applicant |
| US5758413(A) | 1998-06-01 | Chong et al. | Applicant |
| US5777391(A) | 1998-07-01 | Nakamura | Applicant |
| US5798285(A) | 1998-08-01 | Bentlage et al. | Applicant |
| US5798567(A) | 1998-08-01 | Kelly et al. | Applicant |
| US5805422(A) | 1998-09-01 | Otake et al. | Applicant |
| US5812378(A) | 1998-09-01 | Fjelstad et al. | Applicant |
| US5818113(A) | 1998-10-01 | Iseki et al. | Applicant |
| US5821624(A) | 1998-10-01 | Pasch | Applicant |
| US5834338(A) | 1998-11-01 | Takeda et al. | Applicant |
| US5834366(A) | 1998-11-01 | Akram | Applicant |
| US5834848(A) | 1998-11-01 | Iwasaki | Applicant |
| US5835355(A) | 1998-11-01 | Dordi | Applicant |
| US5843808(A) | 1998-12-01 | Karnezos | Applicant |
| US5844168(A) | 1998-12-01 | Schueller et al. | Applicant |
| US5844315(A) | 1998-12-01 | Melton et al. | Applicant |
| US5866953(A) | 1999-02-01 | Akram et al. | Applicant |
| US5886408(A) | 1999-03-01 | Ohki et al. | Applicant |
| US5891753(A) | 1999-04-01 | Akram | Applicant |
| US5892271(A) | 1999-04-01 | Takeda et al. | Applicant |
| US5898224(A) | 1999-04-01 | Akram | Applicant |
| US5905303(A) | 1999-05-01 | Kata | Applicant |
| US5973389(A) | 1999-10-01 | Culnane et al. | Applicant |
| US5973404(A) | 1999-10-01 | Akram et al. | Applicant |
| US5977640(A) | 1999-11-01 | Bertin et al. | Applicant |
| US5982030(A) | 1999-11-01 | MacIntrye | Applicant |
| US5984691(A) | 1999-11-01 | Brodsky et al. | Applicant |
| US5986460(A) | 1999-11-01 | Kawakami | Applicant |
| US5990545(A) | 1999-11-01 | Schueller et al. | Applicant |
| US5991161(A) | 1999-11-01 | Samaras et al. | Applicant |
| US6005776(A) | 1999-12-01 | Holman et al. | Applicant |
| US6008543(A) | 1999-12-01 | Iwabuchi | Applicant |
| US6011694(A) | 2000-01-01 | Hirakawa | Applicant |
| US6013948(A) | 2000-01-01 | Akram et al. | Applicant |
| US6020629(A) | 2000-02-01 | Farnworth et al. | Applicant |
| US6022761(A) | 2000-02-01 | Grupen-Shemansky et al. | Applicant |
| US6024584(A) | 2000-02-01 | Lemke et al. | Applicant |
| US6027346(A) | 2000-02-01 | Sinsheimer et al. | Applicant |
| US6028365(A) | 2000-02-01 | Akram et al. | Applicant |
| US6034427(A) | 2000-03-01 | Lan et al. | Applicant |
| US6037665(A) | 2000-03-01 | Miyazaki | Applicant |
| US6039889(A) | 2000-03-01 | Zhang et al. | Applicant |
| US6040630(A) | 2000-03-01 | Panchou et al. | Applicant |
| US6048755(A) | 2000-04-01 | Jiang et al. | Applicant |
| US6050832(A) | 2000-04-01 | Lee et al. | Applicant |
| US6057178(A) | 2000-05-01 | Galuschki et al. | Applicant |
| US6060782(A) | 2000-05-01 | Ohsono et al. | Applicant |
| US6064114(A) | 2000-05-01 | Higgins, III | Applicant |
| US6072233(A) | 2000-06-01 | Corisis et al. | Applicant |
| US6074897(A) | 2000-06-01 | Degani et al. | Applicant |
| US6075710(A) | 2000-06-01 | Lau | Applicant |
| US6079991(A) | 2000-06-01 | Lemke et al. | Applicant |
| US6093035(A) | 2000-07-01 | Lemke et al. | Applicant |
| US6116921(A) | 2000-09-01 | Scholz et al. | Applicant |
| US6124631(A) | 2000-09-01 | Cardot et al. | Applicant |
| US6127736(A) | 2000-10-01 | Akram | Applicant |
| US6133072(A) | 2000-10-01 | Fjelstad | Applicant |
| US6133637(A) | 2000-10-01 | Hikita et al. | Applicant |
| US6137062(A) | 2000-10-01 | Zimmerman | Applicant |
| US6137164(A) | 2000-10-01 | Yew et al. | Applicant |
| US6137183(A) | 2000-10-01 | Sako | Applicant |
| US6157541(A) | 2000-12-01 | Hacke | Applicant |
| US6165885(A) | 2000-12-01 | Gaynes et al. | Applicant |
| US6172422(B1) | 2001-01-01 | Chigawa et al. | Applicant |
| US6177723(B1) | 2001-01-01 | Eng et al. | Applicant |
| US6179598(B1) | 2001-01-01 | Brand | Applicant |
| US6180881(B1) | 2001-01-01 | Isaak | Applicant |
| US6191487(B1) | 2001-02-01 | Rodenbeck et al. | Applicant |
| US6208521(B1) | 2001-03-01 | Nakatsuka | Applicant |
| US6208525(B1) | 2001-03-01 | Imasu et al. | Applicant |
| US6212768(B1) | 2001-04-01 | Murakami | Applicant |
| US6214156(B1) | 2001-04-01 | Takano et al. | Applicant |
| US6217343(B1) | 2001-04-01 | Okuno | Applicant |
| US6218202(B1) | 2001-04-01 | Yew et al. | Applicant |
| US6219911(B1) | 2001-04-01 | Estes et al. | Applicant |
| US6221763(B1) | 2001-04-01 | Gilton et al. | Applicant |
| US6222265(B1) | 2001-04-01 | Akram et al. | Applicant |
| US6225688(B1) | 2001-05-01 | Kim et al. | Applicant |
| US6229711(B1) | 2001-05-01 | Yoneda | Applicant |
| US6232666(B1) | 2001-05-01 | Corisis et al. | Applicant |
| US6239496(B1) | 2001-05-01 | Asada | Applicant |
| US6242932(B1) | 2001-06-01 | Hembree | Applicant |
| US6262895(B1) | 2001-07-01 | Forthun | Applicant |
| US6265775(B1) | 2001-07-01 | Seyyedy | Applicant |
| US6271469(B1) | 2001-08-01 | Ma et al. | Applicant |
| US6281046(B1) | 2001-08-01 | Lam | Applicant |
| US6291265(B1) | 2001-09-01 | Mess | Applicant |
| US6291775(B1) | 2001-09-01 | Saitoh | Applicant |
| US6291884(B1) | 2001-09-01 | Glenn et al. | Applicant |
| US6294455(B1) | 2001-09-01 | Ahn | Applicant |
| US6295730(B1) | 2001-10-01 | Akram | Applicant |
| US6300679(B1) | 2001-10-01 | Mukerji et al. | Applicant |
| US6310288(B1) | 2001-10-01 | Moden | Applicant |
| US6323060(B1) | 2001-11-01 | Isaak | Applicant |
| US6338985(B1) | 2002-01-01 | Greenwood | Applicant |
| US6376769(B1) | 2002-04-01 | Chung | Applicant |
| US6404648(B1) | 2002-06-01 | Slupe et al. | Applicant |
| US6407450(B1) | 2002-06-01 | Verma et al. | Applicant |
| US6413102(B1) | 2002-07-01 | Jiang et al. | Applicant |
| US6429516(B1) | 2002-08-01 | Tsunoi | Applicant |
| US6432737(B1) | 2002-08-01 | Webster | Applicant |
| US6452807(B1) | 2002-09-01 | Barrett | Applicant |
| US6468831(B1) | 2002-10-01 | Leong et al. | Applicant |
| US6482676(B1) | 2002-11-01 | Tsunoi et al. | Applicant |
| US6489676(B1) | 2002-12-01 | Taniguchi et al. | Examiner |
| US6489687(B1) | 2002-12-01 | Hashimoto | Applicant |
| US6492737(B1) | 2002-12-01 | Imasu et al. | Applicant |
| US6515324(B1) | 2003-02-01 | Shibuya et al. | Applicant |
| US6518677(B1) | 2003-02-01 | Capote et al. | Applicant |
| US6534853(B1) | 2003-03-01 | Liu et al. | Applicant |
| US6552910(B1) | 2003-04-01 | Moon et al. | Applicant |
| US6563223(B1) | 2003-05-01 | Freeman | Applicant |
| US6586830(B1) | 2003-07-01 | Saito | Applicant |
| US6600222(B1) | 2003-07-01 | Levardo | Applicant |
| US6714418(B1) | 2004-03-01 | Frankowsky et al. | Applicant |
| US6730855(B1) | 2004-05-01 | Bando | Applicant |
| US6744122(B1) | 2004-06-01 | Hashimoto | Applicant |
| US6756251(B1) | 2004-06-01 | Lee | Applicant |
| US6791195(B1) | 2004-09-01 | Urushima | Examiner |
| US2001/0024129(A1) | 2001-09-01 | Akram et al. | Applicant |
| US2001/0048157(A1) | 2001-12-01 | Murtuza | Applicant |
| US2001/0053563(A1) | 2001-12-01 | Kim et al. | Applicant |
| US2002/0045611(A1) | 2002-04-01 | Abrams et al. | Applicant |
| US2002/0079594(A1) | 2002-06-01 | Sakurai | Applicant |
| US2002/0142513(A1) | 2002-10-01 | Fee et al. | Applicant |
| US2002/0167092(A1) | 2002-11-01 | Fee et al. | Applicant |
| US2002/0185661(A1) | 2002-12-01 | Kawanobe et al. | Applicant |
| US2003/0042595(A1) | 2003-03-01 | Canella | Applicant |
| US2003/0134450(A1) | 2003-07-01 | Lee | Applicant |
| US2004/0026773(A1) | 2004-02-01 | Koon et al. | Applicant |
| US2004/0212055(A1) | 2004-10-01 | Exposito et al. | Applicant |
| US2004/0217454(A1) | 2004-11-01 | Brechignac et al. | Applicant |
| EP475022(A1) | 1992-03-01 | Applicant | |
| EP684644 | 1995-11-01 | Applicant | |
| EP997942(A2) | 2000-05-01 | Applicant | |
| EP1009027 | 2000-06-01 | Applicant | |
| JP4030456 | 1992-02-01 | Applicant | |
| JP2002-028702/04 | 1999-09-01 | Applicant | |
| JP2000-183082 | 2000-06-01 | Applicant | |
| JP2000230964 | 2000-08-01 | Applicant | |
| JP2001077294 | 2001-03-01 | Applicant | |
| KR2001054744 | 2001-07-01 | Applicant | |
| WO99/65282 | 1999-12-01 | Applicant |
Non-Patent Literature (23)
- U. S. Patent Application entitled Microelectronic Devices and Methods of Manufacture, filed Aug. 30, 2001, U.S. Appl. No. 09/944,465.Applicant
- Australian Search Report dated Nov. 8, 2004 (5 pages).Applicant
- Isaak, H. et al., “Development of Flex Stackable Carriers” IEEE Electronic Components and Technology Conference, 2000 Proceedings 50th, May 21, 2000-May 24, 2000, Las Vegas, NV, USA, pp. 378-384, IEEE Catalog No. 00CH37070.Applicant
- Copy of Australian Patent Office, Search Report, May 30, 2003, 4 pages.Applicant
- Lyons et al., “A New Approach to Using Anisotropically Conductive Adhesives for Flip-Chip Assembly, Part A,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, vol. 19, Issue 1, Mar. 1996, pp. 5-11.Applicant
- Teo et al., “Enhancing Moisture Resistance of PBGA,” Electronic Components and Technology Conference, 1988. 48th IEEE, May 25-28, 1998, pp. 930-935.Applicant
- Teutsch et al, “Wafer Level CSP using Low Cost Electroies Redistribution Layer,” Electronic Components and Technology Conference, 2000. 2000 Proceedings. 50th, May 21-24, 2000, pp. pp. 107-113.Applicant
- “The 2003 International Technology Roadmap for Semiconductor: Assembly and Packaging.”Applicant
- Tsui et al., “Pad redistribution technology for flip chip applications,” Electronic Components and Technology Conference, 1998. 48th IEEE, May 25-28, 1998, pp. 1098-1102.Applicant
- Xiao et al., “Reliability study and failure analysis of fine pitch solder-bumped flip chip on low-cost flexible substrate without using stiffener,” IEEE, 2002. Proceedings 52nd, May 28-31, 2002, pp. 112-118.Applicant
- Australian Search Report dated Aug. 11, 2004 (3 pages).Applicant
- Australian Search Report dated Aug. 16, 2004 (4 pages).Applicant
- Al-Sarawi et al., “A review of 3-D packaging technology,” Components, Packaging, and Manufacturing Technology, Part B: IEEE Transactions on Advanced Packaging, vol. 21, Issue 1, Feb. 1998, pp. 2-14.Applicant
- Andros et al., “TBGA Package Technology,” Components, Packaging, and Manufacturing Technology, Part B: IEEE Transactions on Advanced Packaging, vol. 17, Issue 4, Nov. 1994, pp. 564-568.Applicant
- Clot et al., “Flip-Chip on Flex for 3D Packaging,” 1999. 24th IEEE/CPMT, Oct. 18-19, 1999, pp. 36-41.Applicant
- Ferrando et al., “Industrial approach of a flip-chip method using the stud-bumps with a non-conductive paste,” Adhesive Joining and Coating Technology in Electronics Manufacturing, 2000. Proceedings. 4th International Conference on, Jun. 18-21, 2000, pp. 205-211.Applicant
- Gallagher er al., “A Fully Additive, Polymeric Process for the Fabrication and Assembly of Substrate and Component Level Packaging,” The First IEEE International Symposium on Polymeric Electronics Packaging, Oct. 26-30, 1997, pp. 56-63.Applicant
- Geissinger et al., “Tape Based CSP Package Supports Fine Pitch Wirebonding,” Electronics Manufacturing Technology Symposium, 2002, IEMT 2002, 27th Annual IEEE/SEMI International, Jul. 17-18, 2002, pp. 41-452.Applicant
- Hatanaka, H., “Packaging processes using flip chip bonder and future directions of technology development,” Electronics Packaging Technology Conference, 2002. 4th, Dec. 10-12, 2002, pp. 434-439.Applicant
- Haug et al., “Low-Cost Direct Chip Attach: Comparison of SMD Compatible FC Soldering with Anisotropically Conductive Adhesive FC Bonding,” IEEE Transactions on Electronics Packaging Manufacturing, vol. 23, No. 1, Jan. 2000, pp. 12-18.Applicant
- Kloeser et al., “Fine Pitch Stencil Printing of Sn/Pb and Lead Free Solders for Flip Chip Technology,” IEEE Transactions of CPMT—Part C, vol. 21, No. 1, 1998, pp. 41-49.Applicant
- Lee et al., “Enhancement of Moisure Sensitivity Performance of a FBGA,” Proceedings of International Symposium on Electronic Materials & Packaging, 2000, pp. 470-475.Applicant
- Li et al., “Stencil Printing Process Development for Flip Chip Interconnect,” IEEE Transactions Part C: Electronics Packaging Manufacturing, vol. 23, Issue 3, (Jul. 2000), pp. 165-170.Applicant