US 7,105,866 B2Grant

Heterojunction tunneling diodes and process for fabricating same

Issue Date:2006-09-12

•8 Claims

•8 Drawing Sheets

Abstract

High quality epitaxial layers of compound semiconductor materials can be grown overlying large silicon wafers by first growing an accommodating buffer layer on a silicon wafer. The accommodating buffer layer is a layer of monocrystalline oxide spaced apart from the silicon wafer by an amorphous interface layer of silicon oxide. The amorphous interface layer dissipates strain and permits the growth of a high quality monocrystalline oxide accommodating buffer layer. Any lattice mismatch between the accommodating buffer layer and the underlying silicon substrate is taken care of by the amorphous interface layer.

Metadata

Assignee

Freescale Semiconductor, Inc.

Inventors

Nada El-Zein
Jamal Ramdani
Kurt Eisenbeiser
Ravindranath Droopad

Application Information

Application Number:US 10/911,624

Filing Date:2004-08-05

Priority Date:2000-07-24

Art Unit:2826

Classifications

IPC:

H01L29/861

Patent Drawings (8 sheets)

Description

[0001] This application is a continuation of application Ser. No. 09/624,691 filed Jul. 24, 2000, now abandoned.

Field of the Invention

[0002] This invention relates generally to semiconductor structures and devices and to a method for their fabrication, and more specifically to the fabrication and use of resonant heterojunction tunnel diodes that include a monocrystalline compound semiconductor material.

Background of the Invention

[0003] The vast majority of semiconductor discrete devices and integrated circuits are fabricated from silicon, at least in part because of the availability of inexpensive, high quality monocrystalline silicon substrates. Other semiconductor materials, such as the so-called compound semiconductor materials, have physical attributes, including wider bandgap and/or higher mobility than silicon, or direct bandgaps that make these materials advantageous for certain types of semiconductor devices. Unfortunately, compound semiconductor materials are generally much more expensive than silicon and are not available in large wafers as is silicon. Gallium arsenide (GaAs), the most readily available compound semiconductor material, is available in wafers only up to about 150 millimeters (mm) in diameter. In contrast, silicon wafers are available up to about 300 mm and are widely available at 200 mm. The 150 mm GaAs wafers are many times more expensive than are their silicon counterparts. Wafers of other compound semiconductor materials are even less available and are more expensive than GaAs.

[0004] Because of the desirable characteristics of compound semiconductor materials, and because of their present generally high cost and low availability in bulk form, for many years attempts have been made to grow thin films of the compound semiconductor materials on a foreign substrate. To achieve optimal characteristics of the compound semiconductor material, however, a monocrystalline film of high crystalline quality is desired. Attempts have been made, for example, to grow layers of a monocrystalline compound semiconductor material on germanium, silicon, and various insulators. These attempts have generally been unsuccessful because lattice mismatches between the host crystal and the grown crystal have caused the resulting thin film of compound semiconductor material to be of low crystalline quality.

[0005] If a large area thin film of high quality monocrystalline compound semiconductor material was available at low cost, a variety of semiconductor devices could advantageously be fabricated in that film at a low cost compared to the cost of fabricating such devices on a bulk wafer of compound semiconductor material or in an epitaxial film of such material on a bulk wafer of compound semiconductor material. In addition, if a thin film of high quality monocrystalline compound semiconductor material could be realized on a bulk wafer such as a silicon wafer, an integrated device structure, such as, for example, a resonant heterojunction tunnel diode, could be achieved that took advantage of the best properties of both the silicon and the compound semiconductor material.

[0006] Tunnel diodes, where carriers tunnel through the band gap of a doped p-n junction, have taken many forms since first proposed in about 1958. Tunnel diodes provide very fast switching time and low power dissipation. The first tunnel diode, called an Esaki tunneling diode (after its originator), comprised two silicon regions of different conductivity types with both being highly doped. When bias is applied to the Esaki-type diode, the available states for electrons in the contact layer align with available states for holes in the valence band of the injection layer and tunneling occurs. Traditional Esaki diodes formed in silicon-based material systems, however, exhibit low peak current densities, low peak-to-valley current ratios, and low operational frequencies, which make them unsuitable for present-day demands for enhanced performance in areas such as high frequency circuits, portable communications systems, and digital applications. Thus, present-day Esaki-type diodes may comprise germanium, gallium arsenide, or other semiconductor materials, which exhibit more suitable electrical properties. For example, tunnel diodes having the most favorable electrical properties are currently manufactured in compound semiconductor material systems comprising materials such as indium aluminum arsenide (InAlAs), indium gallium arsenide (InGaAs), indium phosphide (InP), gallium arsenide (GaAs), and aluminum arsenide (AlAs). Unfortunately, as stated above, such compound semiconductor substrates tend to be expensive and extremely fragile.

[0007] Accordingly, a need exists for a semiconductor structure that provides a high quality monocrystalline compound semiconductor film over another monocrystalline material and for a process for making such a structure.

Brief Description of the Drawings

[0008] The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:

[0009] FIGS. 1–3 illustrate schematically, in cross section, device structures in accordance with various embodiments of the invention;

[0010] FIG. 4 illustrates graphically the relationship between maximum attainable film thickness and lattice mismatch between a host crystal and a grown crystalline overlayer;

[0011] FIG. 5 illustrates a high resolution Transmission Electron Micrograph of a structure including a monocrystalline accommodating buffer layer;

[0012] FIG. 6 illustrates an x-ray diffraction spectrum of a structure including a monocrystalline accommodating buffer layer;

[0013] FIG. 7 illustrates a high resolution Transmission Electron Micrograph of a structure including an amorphous oxide layer;

[0014] FIG. 8 illustrates an x-ray diffraction spectrum of a structure including an amorphous oxide layer;

[0015] FIG. 9 illustrates schematically, in cross section, a monolithic integrated circuit in accordance with one embodiment of the invention; and

[0016] FIGS. 10–17 illustrate schematically, in cross section, device structures in accordance with further exemplary embodiments of the invention.

[0017] Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.

Detailed Description of the Drawings

[0018] FIG. 1 illustrates schematically, in cross section, a portion of a semiconductor structure 20 in accordance with an embodiment of the invention. Semiconductor structure 20 includes a monocrystalline substrate 22, accommodating buffer layer 24 comprising a monocrystalline material, and a layer 26 of a monocrystalline compound semiconductor material. In this context, the term “monocrystalline” shall have the meaning commonly used within the semiconductor industry. The term shall refer to materials that are a single crystal or that are substantially a single crystal and shall include those materials having a relatively small number of defects such as dislocations and the like as are commonly found in substrates of silicon or germanium or mixtures of silicon and germanium and epitaxial layers of such materials commonly found in the semiconductor industry.

[0019] In accordance with one embodiment of the invention, structure 20 also includes an amorphous intermediate layer 28 positioned between substrate 22 and accommodating buffer layer 24. Structure 20 may also include a template layer 30 between the accommodating buffer layer and compound semiconductor layer 26. As will be explained more fully below, the template layer helps to initiate the growth of the compound semiconductor layer on the accommodating buffer layer. The amorphous intermediate layer helps to relieve the strain in the accommodating buffer layer and by doing so, aids in the growth of a high crystalline quality accommodating buffer layer.

[0020] Substrate 22, in accordance with an embodiment of the invention, is a monocrystalline semiconductor wafer, preferably of large diameter. The wafer can be of a material from Group IV of the periodic table, and preferably a material from Group IVA. Examples of Group IV semiconductor materials include silicon, germanium, mixed silicon and germanium, mixed silicon and carbon, mixed silicon, germanium and carbon, and the like. Preferably substrate 22 is a wafer containing silicon or germanium, and most preferably is a high quality monocrystalline silicon wafer as used in the semiconductor industry. Accommodating buffer layer 24 is preferably a monocrystalline oxide or nitride material epitaxially grown on the underlying substrate. In accordance with one embodiment of the invention, amorphous intermediate layer 28 is grown on substrate 22 at the interface between substrate 22 and the growing accommodating buffer layer by the oxidation of substrate 22 during the growth of layer 24. The amorphous intermediate layer serves to relieve strain that might otherwise occur in the monocrystalline accommodating buffer layer as a result of differences in the lattice constants of the substrate and the buffer layer. As used herein, lattice constant refers to the distance between atoms of a cell measured in the plane of the surface. If such strain is not relieved by the amorphous intermediate layer, the strain may cause defects in the crystalline structure of the accommodating buffer layer. Defects in the crystalline structure of the accommodating buffer layer, in turn, would make it difficult to achieve a high quality crystalline structure in monocrystalline compound semiconductor layer 26.

[0021] Accommodating buffer layer 24 is preferably a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying compound semiconductor material. For example, the material could be an oxide or nitride having a lattice structure substantially matched to the substrate and/or to the subsequently applied semiconductor material. Materials that are suitable for the accommodating buffer layer include metal oxides such as the alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal ruthenates, alkaline earth metal niobates, alkaline earth metal vanadates, perovskite oxides such as alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide. Additionally, various nitrides such as gallium nitride, aluminum nitride, and boron nitride may also be used for the accommodating buffer layer. Most of these materials are insulators, although strontium ruthenate, for example, is a conductor. Generally, these materials are metal oxides or metal nitrides, and more particularly, these metal oxide or nitrides typically include at least two different metallic elements. In some specific applications, the metal oxides or nitride may include three or more different metallic elements.

[0022] Amorphous interface layer 28 is preferably an oxide formed by the oxidation of the surface of substrate 22, and more preferably is composed of a silicon oxide. The thickness of layer 28 is sufficient to relieve strain attributed to mismatches between the lattice constants of substrate 22 and accommodating buffer layer 24. Typically, layer 28 has a thickness in the range of approximately 0.5–5 nm.

[0023] The compound semiconductor material of layer 26 can be selected, as needed for a particular semiconductor structure, from any of the Group IIIA and VA elements (III–V semiconductor compounds), mixed III–V compounds, Group II(A or B) and VIA elements (II–VI semiconductor compounds), and mixed II–VI compounds. Examples include gallium arsenide (GaAs), gallium indium arsenide (GaInAs), gallium aluminum arsenide (GaAlAs), indium phosphide (InP), cadmium sulfide (CdS), cadmium mercury telluride (CdHgTe), zinc selenide (ZnSe), zinc sulfur selenide (ZnSSe), and the like. Suitable template materials chemically bond to the surface of the accommodating buffer layer 24 at selected sites and provide sites for the nucleation of the epitaxial growth of the subsequent compound semiconductor layer 26. Appropriate materials for template 30 are discussed below.

[0024] FIG. 2 illustrates, in cross section, a portion of a semiconductor structure 40 in accordance with a further embodiment of the invention. Structure 40 is similar to the previously described semiconductor structure 20, except that an additional buffer layer 32 is positioned between accommodating buffer layer 24 and layer of monocrystalline compound semiconductor material 26. Specifically, the additional buffer layer is positioned between template layer 30 and the overlying layer of compound semiconductor material. The additional buffer layer, formed of a semiconductor or compound semiconductor material, serves to provide a lattice compensation when the lattice constant of the accommodating buffer layer cannot be adequately matched to the overlying monocrystalline compound semiconductor material layer.

[0025] FIG. 3 schematically illustrates, in cross section, a portion of a semiconductor structure 34 in accordance with another exemplary embodiment of the invention. Structure 34 is similar to structure 20, except that structure 34 includes an amorphous layer 36, rather than accommodating buffer layer 24 and amorphous interface layer 28, and an additional semiconductor layer 38.

[0026] As explained in greater detail below, amorphous layer 36 may be formed by first forming an accommodating buffer layer and an amorphous interface layer in a similar manner to that described above. Monocrystalline semiconductor layer 38 is then formed (by epitaxial growth) overlying the monocrystalline accommodating buffer layer. The accommodating buffer layer is then exposed to an anneal process to convert the monocrystalline accommodating buffer layer to an amorphous layer. Amorphous layer 36 formed in this manner comprises materials from both the accommodating buffer and interface layers, which amorphous layers may or may not amalgamate. Thus, layer 36 may comprise one or two amorphous layers. Formation of amorphous layer 36 between substrate 22 and semiconductor layer 38 (subsequent to layer 38 formation) relieves stresses between layers 22 and 38 and provides a true compliant substrate for subsequent processing—e.g., compound semiconductor layer 26 formation.

[0027] The processes previously described above in connection with FIGS. 1 and 2 are adequate for growing monocrystalline compound semiconductor layers over a monocrystalline substrate. However, the process described in connection with FIG. 3, which includes transforming a monocrystalline accommodating buffer layer to an amorphous oxide layer, may be better for growing monocrystalline compound semiconductor layers because it allows any strain in layer 26 to relax.

[0028] Semiconductor layer 38 may include any of the materials described throughout this application in connection with either of compound semiconductor material layer 26 or additional buffer layer 32. For example, layer 38 may include monocrystalline Group IV or monocrystalline compound semiconductor materials.

[0029] In accordance with one embodiment of the present invention, semiconductor layer 38 serves as an anneal cap during layer 36 formation and as a template for subsequent semiconductor layer 26 formation. Accordingly, layer 38 is preferably thick enough to provide a suitable template for layer 26 growth (at least one monolayer) and thin enough to allow layer 38 to form as a substantially defect free monocrystalline semiconductor compound.

[0030] In accordance with another embodiment of the invention, semiconductor layer 38 comprises compound semiconductor material (e.g., a material discussed above in connection with compound semiconductor layer 26) that is thick enough to form devices within layer 38. In this case, a semiconductor structure in accordance with the present invention does not include compound semiconductor layer 26. In other words, the semiconductor structure in accordance with this embodiment only includes one compound semiconductor layer disposed above amorphous oxide layer 36.

[0031] The following non-limiting, illustrative examples illustrate various combinations of materials useful in structures 20, 40, and 34 in accordance with various alternative embodiments of the invention. These examples are merely illustrative, and it is not intended that the invention be limited to these illustrative examples.

Example 1

[0032] In accordance with one embodiment of the invention, monocrystalline substrate 22 is a silicon substrate oriented in the (100) direction. The silicon substrate can be, for example, a silicon substrate as is commonly used in making complementary metal oxide semiconductor (CMOS) integrated circuits having a diameter of about 200–300 mm. In accordance with this embodiment of the invention, accommodating buffer layer 24 is a monocrystalline layer of Sr_zBa_1-zTiO₃where z ranges from 0 to 1 and the amorphous intermediate layer is a layer of silicon oxide (SiO_x) formed at the interface between the silicon substrate and the accommodating buffer layer. The value of z is selected to obtain one or more lattice constants closely matched to corresponding lattice constants of the subsequently formed layer 26. The accommodating buffer layer can have a thickness of about 2 to about 100 nanometers (nm) and preferably has a thickness of about 10 nm. In general, it is desired to have an accommodating buffer layer thick enough to isolate the compound semiconductor layer from the substrate to obtain the desired electrical and optical properties. Layers thicker than 100 nm usually provide little additional benefit while increasing cost unnecessarily; however, thicker layers may be fabricated if needed. The amorphous intermediate layer of silicon oxide can have a thickness of about 0.5–5 nm, and preferably a thickness of about 1.5–2.5 nm.

[0033] In accordance with this embodiment of the invention, compound semiconductor material layer 26 is a layer of gallium arsenide (GaAs) or aluminum gallium arsenide (AlGaAs) having a thickness of about 1 nm to about 100 micrometers (μm) and preferably a thickness of about 0.5 μm to 10 μm. The thickness generally depends on the application for which the layer is being prepared. To facilitate the epitaxial growth of the gallium arsenide or aluminum gallium arsenide on the monocrystalline oxide, a template layer is formed by capping the oxide layer. The template layer is preferably 1–10 monolayers of Ti—As, Sr—O—As, Sr—Ga—O, or Sr—Al—O. By way of a preferred example, 1–2 monolayers of Ti—As or Sr—Ga—O have been shown to successfully grow GaAs layers.

Example 2

[0034] In accordance with a further embodiment of the invention, monocrystalline substrate 22 is a silicon substrate as described above. The accommodating buffer layer is a monocrystalline oxide of strontium or barium zirconate or hafnate in a cubic or orthorhombic phase with an amorphous intermediate layer of silicon oxide formed at the interface between the silicon substrate and the accommodating buffer layer. The accommodating buffer layer can have a thickness of about 2–100 nm and preferably has a thickness of at least 5 nm to ensure adequate crystalline and surface quality and is formed of a monocrystalline SrZrO₃, BaZrO₃, SrHfO₃, BaSnO₃or BaHfO₃. For example, a monocrystalline oxide layer of BaZrO₃can grow at a temperature of about 700 degrees C. The lattice structure of the resulting crystalline oxide exhibits a 45 degree rotation with respect to the substrate silicon lattice structure.

[0035] An accommodating buffer layer formed of these zirconate or hafnate materials is suitable for the growth of compound semiconductor materials in the indium phosphide (InP) system. The compound semiconductor material can be, for example, indium phosphide (InP), indium gallium arsenide (InGaAs), aluminum indium arsenide, (AlInAs), or aluminum gallium indium arsenic phosphide (AlGaInAsP), having a thickness of about 1.0 nm to 10 μm. A suitable template for this structure is 1–10 monolayers of zirconium-arsenic (Zr—As), zirconium-phosphorus (Zr—P), hafnium-arsenic (Hf—As), hafnium-phosphorus (Hf—P), strontium-oxygen-arsenic (Sr—O—As), strontium-oxygen-phosphorus (Sr—O—P), barium-oxygen-arsenic (Ba—O—As), indium-strontium-oxygen (In-Sr—O), or barium-oxygen-phosphorus (Ba—O—P), and preferably 1–2 monolayers of one of these materials. By way of an example, for a barium zirconate accommodating buffer layer, the surface is terminated with 1–2 monolayers of zirconium followed by deposition of 1–2 monolayers of arsenic to form a Zr—As template. A monocrystalline layer of the compound semiconductor material from the indium phosphide system is then grown on the template layer. The resulting lattice structure of the compound semiconductor material exhibits a 45 degree rotation with respect to the accommodating buffer layer lattice structure and a lattice mismatch to (100) InP of less than 2.5%, and preferably less than about 1.0%.

Example 3

[0036] In accordance with a further embodiment of the invention, a structure is provided that is suitable for the growth of an epitaxial film of a II–VI material overlying a silicon substrate. The substrate is preferably a silicon wafer as described above. A suitable accommodating buffer layer material is Sr_xBa_1-xTiO₃, where x ranges from 0 to 1, having a thickness of about 2–100 nm and preferably a thickness of about 5–15 nm. The II–VI compound semiconductor material can be, for example, zinc selenide (ZnSe) or zinc sulfur selenide (ZnSSe). A suitable template for this material system includes 1–10 monolayers of zinc-oxygen (Zn—O) followed by 1–2 monolayers of an excess of zinc followed by the selenidation of zinc on the surface. Alternatively, a template can be, for example, 1–10 monolayers of strontium-sulfur (Sr—S) followed by the ZnSeS.

Example 4

[0037] This embodiment of the invention is an example of structure 40 illustrated in FIG. 2. Substrate 22, monocrystalline oxide layer 24, and monocrystalline compound semiconductor material layer 26 can be similar to those described in example 1. In addition, an additional buffer layer 32 serves to alleviate any strains that might result from a mismatch of the crystal lattice of the accommodating buffer layer and the lattice of the monocrystalline semiconductor material. Buffer layer 32 can be a layer of germanium or a GaAs, an aluminum gallium arsenide (AlGaAs), an indium gallium phosphide (InGaP), an aluminum gallium phosphide (AlGaP), an indium gallium arsenide (InGaAs), an aluminum indium phosphide (AlInP), a gallium arsenide phosphide (GaAsP), or an indium gallium phosphide (InGaP) strain compensated superlattice. In accordance with one aspect of this embodiment, buffer layer 32 includes a GaAs_xP_1-xsuperlattice, wherein the value of x ranges from 0 to 1. In accordance with another aspect, buffer layer 32 includes an In_yGa_1-yP superlattice, wherein the value of y ranges from 0 to 1. By varying the value of x or y, as the case may be, the lattice constant is varied from bottom to top across the superlattice to create a match between lattice constants of the underlying oxide and the overlying compound semiconductor material. The compositions of other materials, such as those listed above, may also be similarly varied to manipulate the lattice constant of layer 32 in a like manner. The superlattice can have a thickness of about 50–500 nm and preferably has a thickness of about 100–200 nm. The template for this structure can be the same of that described in example 1. Alternatively, buffer layer 32 can be a layer of monocrystalline germanium having a thickness of 1–50 nm and preferably having a thickness of about 2–20 nm. In using a germanium buffer layer, a template layer of either germanium-strontium (Ge—Sr) or germanium-titanium (Ge—Ti) having a thickness of about one monolayer can be used as a nucleating site for the subsequent growth of the monocrystalline compound semiconductor material layer. The formation of the oxide layer is capped with either a monolayer of strontium or a monolayer of titanium to act as a nucleating site for the subsequent deposition of the monocrystalline germanium. The monolayer of strontium or titanium provides a nucleating site to which the first monolayer of germanium can bond.

Example 5

[0038] This example also illustrates materials useful in a structure 40 as illustrated in FIG. 2. Substrate material 22, accommodating buffer layer 24, monocrystalline compound semiconductor material layer 26 and template layer 30 can be the same as those described above in example 2. In addition, a buffer layer 32 is inserted between the accommodating buffer layer and the overlying monocrystalline compound semiconductor material layer. The buffer layer, a further monocrystalline semiconductor material, can be, for example, a graded layer of indium gallium arsenide (InGaAs) or indium aluminum arsenide (InAlAs). In accordance with one aspect of this embodiment, buffer layer 32 includes InGaAs, in which the indium composition varies from 0 to about 47%. The buffer layer preferably has a thickness of about 10–30 nm. Varying the composition of the buffer layer from GaAs to InGaAs serves to provide a lattice match between the underlying monocrystalline oxide material and the overlying layer of monocrystalline compound semiconductor material. Such a buffer layer is especially advantageous if there is a lattice mismatch between accommodating buffer layer 24 and monocrystalline compound semiconductor material layer 26.

Example 6

[0039] This example provides exemplary materials useful in structure 34, as illustrated in FIG. 3. Substrate material 22, template layer 30, and monocrystalline compound semiconductor material layer 26 may be the same as those described above in connection with example 1.

[0040] Amorphous layer 36 is an amorphous oxide layer which is suitably formed of a combination of amorphous intermediate layer materials (e.g., layer 28 materials as described above) and accommodating buffer layer materials (e.g., layer 24 materials as described above). For example, amorphous layer 36 may include a combination of SiO_xand Sr_zBa_1-zTiO₃(where z ranges from 0 to 1),which combine or mix, at least partially, during an anneal process to form amorphous oxide layer 36.

[0041] The thickness of amorphous layer 36 may vary from application to application and may depend on such factors as desired insulating properties of layer 36, type of semiconductor material comprising layer 26, and the like. In accordance with one exemplary aspect of the present embodiment, layer 36 thickness is about 2 nm to about 100 nm, preferably about 2–10 nm, and more preferably about 5–6 nm.

[0042] Layer 38 comprises a monocrystalline compound semiconductor material that can be grown epitaxially over a monocrystalline oxide material such as material used to form accommodating buffer layer 24. In accordance with one embodiment of the invention, layer 38 includes the same materials as those comprising layer 26. For example, if layer 26 includes GaAs, layer 38 also includes GaAs. However, in accordance with other embodiments of the present invention, layer 38 may include materials different from those used to form layer 26. In accordance with one exemplary embodiment of the invention, layer 38 is about 1 monolayer to about 100 nm thick.

[0043] Referring again to FIGS. 1–3, substrate 22 is a monocrystalline substrate such as a monocrystalline silicon substrate. The crystalline structure of the monocrystalline substrate is characterized by a lattice constant and by a lattice orientation. In similar manner, accommodating buffer layer 24 is also a monocrystalline material and the lattice of that monocrystalline material is characterized by a lattice constant and a crystal orientation. The lattice constants of the accommodating buffer layer and the monocrystalline substrate must be closely matched or, alternatively, must be such that upon rotation of one crystal orientation with respect to the other crystal orientation, a substantial match in lattice constants is achieved. In this context the terms “substantially equal” and “substantially matched” mean that there is sufficient similarity between the lattice constants to permit the growth of a high quality crystalline layer on the underlying layer.

[0044] FIG. 4 illustrates graphically the relationship of the achievable thickness of a grown crystal layer of high crystalline quality as a function of the mismatch between the lattice constants of the host crystal and the grown crystal. Curve 42 illustrates the boundary of high crystalline quality material. The area to the right of curve 42 represents layers that has a large number of defects. With no lattice mismatch, it is theoretically possible to grow an infinitely thick, high quality epitaxial layer on the host crystal. As the mismatch in lattice constants increases, the thickness of achievable, high quality crystalline layer decreases rapidly. As a reference point, for example, if the lattice constants between the host crystal and the grown layer are mismatched by more than about 2%, monocrystalline epitaxial layers in excess of about 20 nm cannot be achieved.

[0045] In accordance with one embodiment of the invention, substrate 22 is a (100) or (111) oriented monocrystalline silicon wafer and accommodating buffer layer 24 is a layer of strontium barium titanate. Substantial matching of lattice constants between these two materials is achieved by rotating the crystal orientation of the titanate material by 45° with respect to the crystal orientation of the silicon substrate wafer. The inclusion in the structure of amorphous interface layer 28, a silicon oxide layer in this example, if it is of sufficient thickness, serves to reduce strain in the titanate monocrystalline layer that might result from any mismatch in the lattice constants of the host silicon wafer and the grown titanate layer. As a result, in accordance with an embodiment of the invention, a high quality, thick, monocrystalline titanate layer is achievable.

[0046] Still referring to FIGS. 1–3, layer 26 is a layer of epitaxially grown monocrystalline material and that crystalline material is also characterized by a crystal lattice constant and a crystal orientation. In accordance with one embodiment of the invention, the lattice constant of layer 26 differs from the lattice constant of substrate 22. To achieve high crystalline quality in this epitaxially grown monocrystalline layer, the accommodating buffer layer must be of high crystalline quality. In addition, in order to achieve high crystalline quality in layer 26, substantial matching between the crystal lattice constant of the host crystal, in this case, the monocrystalline accommodating buffer layer, and the grown crystal is desired. With properly selected materials this substantial matching of lattice constants is achieved as a result of rotation of the crystal orientation of the grown crystal with respect to the orientation of the host crystal. If the grown crystal is gallium arsenide, aluminum gallium arsenide, zinc selenide, or zinc sulfur selenide and the accommodating buffer layer is monocrystalline Sr_xBa_1-xTiO₃, substantial matching of crystal lattice constants of the two materials is achieved, wherein the crystal orientation of the grown layer is rotated by 45° with respect to the orientation of the host monocrystalline oxide. Similarly, if the host material is a strontium or barium zirconate or a strontium or barium hafnate or barium tin oxide and the compound semiconductor layer is indium phosphide or gallium indium arsenide or aluminum indium arsenide, substantial matching of crystal lattice constants can be achieved by rotating the orientation of the grown crystal layer by 45° with respect to the host oxide crystal. In some instances, a crystalline semiconductor buffer layer between the host oxide and the grown compound semiconductor layer can be used to reduce strain in the grown monocrystalline compound semiconductor layer that might result from small differences in lattice constants. Better crystalline quality in the grown monocrystalline compound semiconductor layer can thereby be achieved.

[0047] The following example illustrates a process, in accordance with one embodiment of the invention, for fabricating a semiconductor structure such as the structures depicted in FIGS. 1–3. The process starts by providing a monocrystalline semiconductor substrate comprising silicon or germanium. In accordance with a preferred embodiment of the invention, the semiconductor substrate is a silicon wafer having a (100) orientation. The substrate is preferably oriented on axis or, at most, about 0.5° off axis. At least a portion of the semiconductor substrate has a bare surface, although other portions of the substrate, as described below, may encompass other structures. The term “bare” in this context means that the surface in the portion of the substrate has been cleaned to remove any oxides, contaminants, or other foreign material. As is well known, bare silicon is highly reactive and readily forms a native oxide. The term “bare” is intended to encompass such a native oxide. A thin silicon oxide may also be intentionally grown on the semiconductor substrate, although such a grown oxide is not essential to the process in accordance with the invention. In order to epitaxially grow a monocrystalline oxide layer overlying the monocrystalline substrate, the native oxide layer must first be removed to expose the crystalline structure of the underlying substrate. The following process is preferably carried out by molecular beam epitaxy (MBE), although other epitaxial processes may also be used in accordance with the present invention. The native oxide can be removed by first thermally depositing a thin layer of strontium, barium, a combination of strontium and barium, or other alkali earth metals or combinations of alkali earth metals in an MBE apparatus. In the case where strontium is used, the substrate is then heated to a temperature of about 750° C. to cause the strontium to react with the native silicon oxide layer. The strontium serves to reduce the silicon oxide to leave a silicon oxide-free surface. The resultant surface, which exhibits an ordered 2×1 structure, includes strontium, oxygen, and silicon. The ordered 2×1 structure forms a template for the ordered growth of an overlying layer of a monocrystalline oxide. The template provides the necessary chemical and physical properties to nucleate the crystalline growth of an overlying layer.

[0048] In accordance with an alternate embodiment of the invention, the native silicon oxide can be converted and the substrate surface can be prepared for the growth of a monocrystalline oxide layer by depositing an alkali earth metal oxide, such as strontium oxide, strontium barium oxide, or barium oxide, onto the substrate surface by MBE at a low temperature and by subsequently heating the structure to a temperature of about 750° C. At this temperature a solid state reaction takes place between the strontium oxide and the native silicon oxide causing the reduction of the native silicon oxide and leaving an ordered 2×1 structure with strontium, oxygen, and silicon remaining on the substrate surface. Again, this forms a template for the subsequent growth of an ordered monocrystalline oxide layer.

[0049] Following the removal of the silicon oxide from the surface of the substrate, in accordance with one embodiment of the invention, the substrate is cooled to a temperature in the range of about 200–800° C. and a layer of strontium titanate is grown on the template layer by molecular beam epitaxy. The MBE process is initiated by opening shutters in the MBE apparatus to expose strontium, titanium and oxygen sources. The ratio of strontium and titanium is approximately 1:1. The partial pressure of oxygen is initially set at a minimum value to grow stoichiometric strontium titanate at a growth rate of about 0.3–0.5 nm per minute. After initiating growth of the strontium titanate, the partial pressure of oxygen is increased above the initial minimum value. The overpressure of oxygen causes the growth of an amorphous silicon oxide layer at the interface between the underlying substrate and the growing strontium titanate layer. The growth of the silicon oxide layer results from the diffusion of oxygen through the growing strontium titanate layer to the interface where the oxygen reacts with silicon at the surface of the underlying substrate. The strontium titanate grows as an ordered monocrystal with the crystalline orientation rotated by 45° with respect to the ordered 2×1 crystalline structure of the underlying substrate. Strain that otherwise might exist in the strontium titanate layer because of the small mismatch in lattice constant between the silicon substrate and the growing crystal is relieved in the amorphous silicon oxide intermediate layer.

[0050] After the strontium titanate layer has been grown to the desired thickness, the monocrystalline strontium titanate is capped by a template layer that is conducive to the subsequent growth of an epitaxial layer of a desired compound semiconductor material. For the subsequent growth of a layer of gallium arsenide, the MBE growth of the strontium titanate monocrystalline layer can be capped by terminating the growth with 1–2 monolayers of titanium, 1–2 monolayers of titanium-oxygen or with 1–2 monolayers of strontium-oxygen. Following the formation of this capping layer, arsenic is deposited to form a Ti—As bond, a Ti—O—As bond or a Sr—O—As. Any of these form an appropriate template for deposition and formation of a gallium arsenide monocrystalline layer. Following the formation of the template, gallium is subsequently introduced to the reaction with the arsenic and gallium arsenide forms. Alternatively, gallium can be deposited on the capping layer to form a Sr—O—Ga bond, and arsenic is subsequently introduced with the gallium to form the GaAs.

[0051] FIG. 5 is a high resolution Transmission Electron Micrograph (TEM) of semiconductor material manufactured in accordance with the present invention. Single crystal SrTiO₃accommodating buffer layer 24 was grown epitaxially on silicon substrate 22. During this growth process, amorphous interfacial layer 28 is formed which relieves strain due to lattice mismatch. GaAs compound semiconductor layer 26 was then grown epitaxially using template layer 30.

[0052] FIG. 6 illustrates an x-ray diffraction spectrum taken on structure including GaAs compound semiconductor layer 26 grown on silicon substrate 22 using accommodating buffer layer 24. The peaks in the spectrum indicate that both the accommodating buffer layer 24 and GaAs compound semiconductor layer 26 are single crystal and (100) orientated.

[0053] The structure illustrated in FIG. 2 can be formed by the process discussed above with the addition of an additional buffer layer deposition step. The buffer layer is formed overlying the template layer before the deposition of the monocrystalline compound semiconductor layer. If the buffer layer is a compound semiconductor superlattice, such a superlattice can be deposited, by MBE for example, on the template described above. If instead the buffer layer is a layer of germanium, the process above is modified to cap the strontium titanate monocrystalline layer with a final layer of either strontium or titanium and then by depositing germanium to react with the strontium or titanium. The germanium buffer layer can then be deposited directly on this template.

[0054] Structure 34, illustrated in FIG. 3, may be formed by growing an accommodating buffer layer, forming an amorphous oxide layer over substrate 22, and growing semiconductor layer 38 over the accommodating buffer layer, as described above. The accommodating buffer layer and the amorphous oxide layer are then exposed to an anneal process sufficient to change the crystalline structure of the accommodating buffer layer from monocrystalline to amorphous, thereby forming an amorphous layer such that the combination of the amorphous oxide layer and the now amorphous accommodating buffer layer form a single amorphous oxide layer 36. Layer 26 is then subsequently grown over layer 38. Alternatively, the anneal process may be carried out subsequent to growth of layer 26.

[0055] In accordance with one aspect of this embodiment, layer 36 is formed by exposing substrate 22, the accommodating buffer layer, the amorphous oxide layer, and semiconductor layer 38 to a rapid thermal anneal process with a peak temperature of about 700° C. to about 1000° C. and a process time of about 10 seconds to about 10 minutes. However, other suitable anneal processes may be employed to convert the accommodating buffer layer to an amorphous layer in accordance with the present invention. For example, laser annealing or “conventional” thermal annealing processes (in the proper environment) may be used to form layer 36. When conventional thermal annealing is employed to form layer 36, an overpressure of one or more constituents of layer 30 may be required to prevent degradation of layer 38 during the anneal process. For example, when layer 38 includes GaAs, the anneal environment preferably includes an overpressure of arsenic to mitigate degradation of layer 38.

[0056] As noted above, layer 38 of structure 34 may include any materials suitable for either of layers 32 or 26. Accordingly, any deposition or growth methods described in connection with either layer 32 or 26 may be employed to deposit layer 38.

[0057] FIG. 7 is a high resolution Transmission Electron Micrograph (TEM) of semiconductor material manufactured in accordance with the embodiment of the invention illustrated in FIG. 3. In accordance with this embodiment, a single crystal SrTiO₃accommodating buffer layer was grown epitaxially on silicon substrate 22. During this growth process, an amorphous interfacial layer forms as described above. Next, GaAs layer 38 is formed above the accommodating buffer layer and the accommodating buffer layer is exposed to an anneal process to form amorphous oxide layer 36.

[0058] FIG. 8 illustrates an x-ray diffraction spectrum taken on a structure including GaAs compound semiconductor layer 38 and amorphous oxide layer 36 formed on silicon substrate 22. The peaks in the spectrum indicate that GaAs compound semiconductor layer 38 is single crystal and (100) orientated and the lack of peaks around 40 to 50 degrees indicates that layer 36 is amorphous.

[0059] The process described above illustrates a process for forming a semiconductor structure including a silicon substrate, an overlying oxide layer, and a monocrystalline gallium arsenide compound semiconductor layer by the process of molecular beam epitaxy. The process can also be carried out by the process of chemical vapor deposition (CVD), metal organic chemical vapor deposition (MOCVD), migration enhanced epitaxy (MEE), atomic layer epitaxy (ALE), physical vapor deposition (PVD), chemical solution deposition (CSD), pulsed laser deposition (PLD), or the like. Further, by a similar process, other monocrystalline accommodating buffer layers such as alkaline earth metal titanates, zirconates, hafnates, tantalates, vanadates, ruthenates, and niobates, perovskite oxides such as alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide can also be grown. Further, by a similar process such as MBE, other III–V and II–VI monocrystalline compound semiconductor layers can be deposited overlying the monocrystalline oxide accommodating buffer layer.

[0060] Each of the variations of compound semiconductor materials and monocrystalline oxide accommodating buffer layer uses an appropriate template for initiating the growth of the compound semiconductor layer. For example, if the accommodating buffer layer is an alkaline earth metal zirconate, the oxide can be capped by a thin layer of zirconium. The deposition of zirconium can be followed by the deposition of arsenic or phosphorus to react with the zirconium as a precursor to depositing indium gallium arsenide, indium aluminum arsenide, or indium phosphide respectively. Similarly, if the monocrystalline oxide accommodating buffer layer is an alkaline earth metal hafnate, the oxide layer can be capped by a thin layer of hafnium. The deposition of hafnium is followed by the deposition of arsenic or phosphorous to react with the hafnium as a precursor to the growth of an indium gallium arsenide, indium aluminum arsenide, or indium phosphide layer, respectively. In a similar manner, strontium titanate can be capped with a layer of strontium or strontium and oxygen and barium titanate can be capped with a layer of barium or barium and oxygen. Each of these depositions can be followed by the deposition of arsenic or phosphorus to react with the capping material to form a template for the deposition of a compound semiconductor material layer comprising indium gallium arsenide, indium aluminum arsenide, or indium phosphide.

[0061] FIG. 9 illustrates schematically, in cross section, a device structure 900 in accordance with a further embodiment of the invention. Device structure 900 includes a monocrystalline semiconductor substrate 901, preferably a monocrystalline silicon wafer. Monocrystalline semiconductor substrate 901 includes two regions, 902 and 903. An electrical semiconductor component generally indicated by the dashed line 909 is formed in region 902. Electrical component 909 can be a resistor, a capacitor, an active semiconductor component such as a diode or a transistor or an integrated circuit such as a MOS integrated circuit. For example, electrical component 909 can be a MOS circuit configured to perform digital signal processing or another function for which silicon integrated circuits are well suited. The electrical semiconductor component in region 902 can be formed by conventional semiconductor processing as well known and widely practiced in the semiconductor industry. A layer of insulating material 904 such as a layer of silicon dioxide or the like may overlie electrical semiconductor component 909.

[0062] Insulating material 904 and any other layers that may have been formed or deposited during the processing of semiconductor component 909 in region 902 are removed from the surface of region 903 to provide a bare substrate surface in that region, for example, a bare silicon surface. As is well known, bare silicon surfaces are highly reactive and a native silicon oxide layer can quickly form on the bare surface. A layer of barium or barium and oxygen may be deposited onto the native oxide layer on the surface of region 903 and then reacted with the oxidized surface to form a first template layer (not shown). In accordance with one embodiment of the invention, a monocrystalline oxide layer 906 is formed overlying the template layer by a process of molecular beam epitaxy. In one aspect of this exemplary embodiment, reactants including barium, titanium, and oxygen are deposited onto the template layer to form the monocrystalline oxide layer. Initially during the deposition, the partial pressure of oxygen is kept near the minimum necessary to fully react with the barium and titanium to form a monocrystalline barium titanate layer 906. The partial pressure of oxygen is then increased to provide an overpressure of oxygen and to allow oxygen to diffuse through the growing monocrystalline oxide layer. The oxygen diffusing through the barium titanate reacts with silicon at the surface of region 903 to form an amorphous layer 905 is silicon oxide on the second region and at the interface between the silicon substrate and the monocrystalline oxide.

[0063] In accordance with an embodiment of the invention, the step of depositing the monocrystalline oxide layer 906 is followed by depositing a second template layer (not shown), which can be 1–10 monolayers of titanium, barium, strontium, barium and oxygen, titanium and oxygen, or strontium and oxygen. A buffer layer 907 of a monocrystalline semiconductor material is then deposited overlying the second template layer by a process of molecular beam epitaxy. The deposition of buffer layer 907 may be initiated, for example, by depositing a layer of arsenic onto the template. This initial step is then followed by depositing gallium and arsenic to form monocrystalline gallium arsenide. Alternatively, strontium may be substituted for barium in the above example. Further, layer 907 may comprise any suitable monocrystalline semiconductor material, as described herein.

[0064] In accordance with one aspect of the present embodiment, after monocrystalline oxide layer 906 formation, the monocrystalline titanate layer and the silicon oxide layer, which is interposed between substrate 901 and the titanate layer, are exposed to an anneal process such that the titanate and oxide layers form an amorphous oxide layer 905. An additional compound semiconductor layer 908 is then epitaxially grown over layer 907, using the techniques described above in connection with layer 907. Alternatively, the above-described anneal process can be performed after formation of additional compound semiconductor layer 908.

[0065] In accordance with a further embodiment of the invention, a semiconductor component, generally indicated by a dashed line 910, is formed in compound semiconductor layer 908. Semiconductor component 910 can be formed by processing steps conventionally used in the fabrication of gallium arsenide or other III–V compound semiconductor material devices. Semiconductor component 910 may be any active or passive component, and preferably is a tunneling diode, light emitting diode, semiconductor laser, photodetector, heterojunction bipolar transistor (HBT), high frequency MESFET, or other component that utilizes and takes advantage of the physical properties of compound semiconductor materials. A metallic conductor schematically indicated by the line 911 can be formed to electrically couple device 910 and device 909, thus implementing an integrated device that includes at least one component formed in the silicon substrate and one device formed in the monocrystalline semiconductor material layer. Although illustrative structure 900 has been described as a structure formed on a silicon substrate 901 and having a barium (or strontium) titanate layer 906 and a gallium arsenide layer 908, similar devices can be fabricated using other monocrystalline substrates, monocrystalline oxide layers and other monocrystalline compound semiconductor layers as described elsewhere in this disclosure.

[0066] FIG. 10 illustrates a semiconductor structure 1000 in accordance with a further embodiment of the invention. In this embodiment, structure 1000 is a resonant interband tunnel diode formed of monocrystalline epitaxial layers of compound semiconductor material on a monocrystalline silicon substrate. Structure 1000 includes a monocrystalline semiconductor substrate 1001, such as a monocrystalline silicon wafer. An amorphous oxide layer 1002 is preferably formed overlying substrate 1001, in accordance with the process described above. An accommodating buffer layer 1003 is formed overlying substrate 1001 and amorphous oxide layer 1002. As described above, amorphous oxide layer 1002 may be grown at the interface between substrate 1001 and the growing accommodating buffer layer 1003 by the oxidation of substrate 1001 during the growing of layer 1003. Accommodating buffer layer 1003 is preferably a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying compound semiconductor material. In this embodiment, wherein substrate 1001 is monocrystalline silicon and the overlying compound semiconductor material layer is monocrystalline GaAs, layer 1003 may comprise, for example, an alkali earth metal titanate such as barium titanate or strontium titanate.

[0067] An additional buffer layer 1004 is preferably formed overlying layer 1003 to alleviate any strains that might result from a mismatch of the crystal lattice of accommodating buffer layer 1003 and the lattice of the monocrystalline semiconductor material layer. In this exemplary embodiment, buffer layer 1004 is a layer of GaAs and can have a thickness of about 500 to about 2000 nanometers (nm) and preferably a thickness of about 500 to about 1000 nm. The thickness generally depends on the application for which the layer is being prepared. To facilitate the epitaxial growth of the gallium arsenide on the monocrystalline oxide, a template layer (not shown) may be formed by capping the oxide layer. The template layer is preferably 1–10 monolayers of Ti—As, Sr—O—As, Sr—Ga—O, or Sr—Al—O.

[0068] In accordance with this embodiment of the invention, carrier supply layer 1005 is a layer of n+ doped GaAs having a thickness of about 500 nanometers (nm). A first quantum well layer 1006, a barrier layer 1007, and a second quantum well layer 1008 are epitaxially grown, in succession, on carrier supply layer 1005. In accordance with this embodiment of the invention, quantum well layers 1006 and 1008 are layers of indium gallium arsenide (InGaAs) having a thickness of about 4 to about 5 nanometers (nm). Barrier layer 1007 is a layer of GaAs having a thickness of about 2 to about 4 nanometers (nm). Quantum well layers 1006, 1008 and barrier layer 1007 are not intentionally doped. After formation of layers 1006, 1007, and 1008, a second carrier supply layer 1009 is grown on second quantum well layer 1008. In accordance with this embodiment of the invention, carrier supply layer 1009 is a layer of p+ doped GaAs having a thickness of about 50 nanometers (nm).

[0069] FIG. 11 illustrates a semiconductor structure 1100 in accordance with a further embodiment of the invention. In this embodiment, structure 1100 is a resonant interband tunnel diode formed of monocrystalline epitaxial layers of compound semiconductor material on a monocrystalline silicon substrate. Structure 1100 includes a monocrystalline semiconductor substrate 1101, such as a monocrystalline silicon wafer. An amorphous oxide layer 1102 is preferably formed overlying substrate 1101, in accordance with the process described above. An accommodating buffer layer 1103 is formed overlying substrate 1101 and amorphous oxide layer 1102. As described above, amorphous oxide layer 1102 may be grown at the interface between substrate 1101 and the growing accommodating buffer layer 1103 by the oxidation of substrate 1101 during the growing of layer 1103. Accommodating buffer layer 1103 is preferably a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying compound semiconductor material. In this embodiment, wherein substrate 1101 is monocrystalline silicon and the overlying compound semiconductor material layer is monocrystalline InP, layer 1103 may comprise, for example, an alkali earth metal zirconate such as strontium zirconate or barium zirconate, or an alkali earth metal hafnate such as strontium hafnate or barium hafnate.

[0070] An additional buffer layer 1104 is preferably formed overlying layer 1103 to alleviate any strains that might result from a mismatch of the crystal lattice of accommodating buffer layer 1103 and the lattice of the monocrystalline semiconductor material layer. In this exemplary embodiment, buffer layer 1104 is a layer of InP or indium aluminum arsenide (InAlAs) and can have a thickness of about 50 nanometers (nm). To facilitate the epitaxial growth of the InP or InAlAs on the monocrystalline oxide, a template layer (not shown) may be formed by capping the oxide layer. The template layer may be 1–10 monolayers of Zr—As, Hf—As, Zr—P, Hf—P, Sr—O—As, Sr—O—P, Ba—O—As, Ba—O—P, or In—Sr—O. For example, where layer 1103 is barium zirconate, the template layer may be 1–2 monolayers of zirconium followed by deposition of 1–2 monolayers of arsenic to form a Zr—As template.

[0071] In accordance with this embodiment of the invention, a first carrier supply layer having first and second layers 1105 and 1106 of doped monocrystalline semiconductor material is formed overlying buffer layer 1104. Layers 1105 and 1106 are n+ doped InGaAs having a thickness of about 50 to about 100 nanometers (nm) and n+ doped InAlAs having a thickness of about 50 to about 100 nm, respectively. If tunnel diode structure 1100 is later electrically coupled to a second semiconductor device, layer 1105 may serve as a contact layer for the electrical interconnects.

[0072] A first quantum well layer 1107, a barrier layer 1108, and a second quantum well layer 1109 are epitaxially grown, in succession, on carrier supply layer 1106. In accordance with this embodiment of the invention, quantum well layers 1107 and 1109 are layers of InGaAs having a thickness of about 4 nm. Barrier layer 1108 is a layer of InAlAs having a thickness of about 2 nm. Quantum well layers 1107, 1109 and barrier layer 1108 are not intentionally doped. After formation of layers 1107, 1108 and 1109, a second carrier supply layer having first and second layers 1110 and 1111 of doped monocrystalline semiconductor material is grown on second quantum well layer 1109. Layers 1110 and 1111 are p+ doped InAlAs having a thickness of about 50 to about 100 nanometers (nm) followed by a p+ doped InGaAs layer having a thickness of about 50 to about 100 nm. If tunnel diode structure 1100 is later electrically coupled to a second semiconductor device, layer 1111 may serve as a contact layer for the electrical interconnects.

[0073] FIG. 12 illustrates a semiconductor structure 1200 in accordance with a further embodiment of the invention. In this embodiment, structure 1200 is a resonant intraband tunnel diode formed of monocrystalline epitaxial layers of compound semiconductor material on a monocrystalline silicon substrate. Structure 1200 includes a monocrystalline semiconductor substrate 1201, such as a monocrystalline silicon wafer. An amorphous oxide layer 1202 is preferably formed overlying substrate 1201, in accordance with the process described above. An accommodating buffer layer 1203 is formed overlying substrate 1201 and amorphous oxide layer 1202. As described above, amorphous oxide layer 1202 may be grown at the interface between substrate 1201 and the growing accommodating buffer layer 1203 by the oxidation of substrate 1201 during the growing of layer 1203. Accommodating buffer layer 1203 is preferably a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying compound semiconductor material. In this embodiment, wherein substrate 1201 is monocrystalline silicon and the overlying compound semiconductor material layer is monocrystalline GaAs, layer 1203 may comprise, for example, an alkali earth metal titanate such as barium titanate or strontium titanate.

[0074] An additional buffer layer 1204 is preferably formed overlying layer 1203 to alleviate any strains that might result from a mismatch of the crystal lattice of accommodating buffer layer 1203 and the lattice of the monocrystalline semiconductor material layer. In this exemplary embodiment, buffer layer 1204 is a layer of GaAs and can have a thickness of about 500 to about 2000 of about 50 to about 100 nanometers (nm) and preferably a thickness of about 500 to about 1000 nm. To facilitate the epitaxial growth of the gallium arsenide on the monocrystalline oxide, a template layer (not shown) may be formed by capping the oxide layer. The template layer is preferably 1–10 monolayers of Ti—As, Sr—O—As, Sr—Ga—O, or Sr—Al—O.

[0075] In accordance with a preferred embodiment of the invention, a first contact layer 1205 is formed on buffer layer 1204 and comprises a layer of n+ doped GaAs having a thickness of about 50 nm. A collection layer 1206 is then formed overlying contact layer 1205, and comprises a layer of n− doped GaAs having a thickness of about 50 nm.

[0076] Following formation of collection layer 1206, a first tunnel barrier layer 1207, a quantum well layer 1208, and a second tunnel barrier layer 1209 are epitaxially grown, in succession, on the collection layer. In accordance with this embodiment of the invention, tunnel barrier layers 1207 and 1209 are layers of aluminum gallium arsenide (AlGaAs) or aluminum arsenide (AlAs) having a thickness of about 5 nm. Quantum well layer 1208 is a layer of GaAs having a thickness of about 5 nm. Quantum well layer 1208 and tunnel barrier layers 1207 and 1209 are not intentionally doped. After formation of layers 1207, 1208, and 1209, an injection layer 1210 is grown on second tunnel barrier layer 1209. In accordance with this embodiment of the invention, injection layer 1210 is a spacer layer of n⁻ doped GaAs having a thickness of about 50 nm. In accordance with a preferred embodiment of the invention, a second contact layer 1211 is formed on injection layer 1210 and comprises a layer of n+ doped GaAs having a thickness of about 50 nm.

[0077] FIG. 13 illustrates a semiconductor structure 1300 in accordance with a further embodiment of the invention. In this embodiment, structure 1300 is a resonant intraband tunnel diode formed of monocrystalline epitaxial layers of compound semiconductor material on a monocrystalline silicon substrate. Structure 1300 includes a monocrystalline semiconductor substrate 1301, such as a monocrystalline silicon wafer. An amorphous oxide layer 1302 is preferably formed overlying substrate 1301, in accordance with the process described above. An accommodating buffer layer 1303 is formed overlying substrate 1301 and amorphous oxide layer 1302. As described above, amorphous oxide layer 1302 may be grown at the interface between substrate 1301 and the growing accommodating buffer layer 1303 by the oxidation of substrate 1301 during the growing of layer 1303. Accommodating buffer layer 1303 is preferably a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying compound semiconductor material. In this embodiment, wherein substrate 1301 is monocrystalline silicon and the overlying compound semiconductor material layer is monocrystalline InP, layer 1303 may comprise, for example, an alkali earth metal zirconate such as strontium zirconate or barium zirconate, or an alkali earth metal hafnate such as strontium hafnate or barium hafnate.

[0078] An additional buffer layer 1304 is preferably formed overlying layer 1303 to alleviate any strains that might result from a mismatch of the crystal lattice of accommodating buffer layer 1303 and the lattice of the monocrystalline semiconductor material layer. In this exemplary embodiment, buffer layer 1304 is a layer of InP or InAlAs and can have a thickness of about 500 to about 2000 nanometers (nm) and preferably a thickness of about 500 to about 1000 nm. To facilitate the epitaxial growth of the InP or InAlAs on the monocrystalline oxide, a template layer (not shown) may be formed by capping the oxide layer. The template layer may be 1–10 monolayers of Zr—As, Hf—As, Zr—P, Hf—P, Sr—O—As, Sr—O—P, Ba—O—As, Ba—O—P, or In—Sr—O. For example, where layer 1303 is barium zirconate, the template layer may be 1–2 monolayers of zirconium followed by deposition of 1–2 monolayers of arsenic to form a Zr—As template.

[0079] In accordance with a preferred embodiment of the invention, a first contact layer 1305 is formed on buffer layer 1304 and comprises a layer of n+ doped InGaAs having a thickness of about 50 nm. A spacer layer 1306 is then formed overlying contact layer 1305, and comprises a layer of InGaAs having a thickness of about 50 nm.

[0080] Following formation of spacer layer 1306, a first tunnel barrier layer 1307, a quantum well layer 1308, and a second tunnel barrier layer 1309 are epitaxially grown, in succession, on the spacer layer. In accordance with this embodiment of the invention, tunnel barrier layers 1307 and 1309 are layers of AlAs or InAlAs having a thickness of about 5 nm. Quantum well layer 1308 is a layer of InGaAs having a thickness of about 5 nm. Quantum well layer 1308 and tunnel barrier layers 1307 and 1309 are not intentionally doped. After formation of layers 1307, 1308, and 1309, a spacer layer 1310 is grown on second tunnel barrier layer 1309. In accordance with this embodiment of the invention, spacer layer 1310 is a layer of n− InGaAs having a thickness of about 5 nm. Preferably, injection layer 1310 is not intentionally doped. In accordance with a preferred embodiment of the invention, a contact layer 1311 is formed overlying injection layer 1310 and comprises n+ doped InGaAs having a thickness of about 50 nm.

[0081] Referring now to FIG. 14, a monolithic integrated circuit is provided in accordance with one embodiment of the present invention. Monolithic integrated circuit 1400 generally includes a MOS circuit 1401 electrically coupled to a tunnel diode. In FIG. 14, for illustration purposes only, and without limitation, MOS circuit 1401 is electrically coupled to an intraband tunnel diode 1300, such as that exhibited in FIG. 13. Composite layers 1302 through 1311, as presented in FIG. 14, are identical to those illustrated and described above with reference to FIG. 13. In this embodiment, semiconductor substrate 1301 is a monocrystalline silicon substrate, such as a silicon wafer.

[0082] In accordance with the present embodiment of the invention, MOS circuit 1401 is first formed in semiconductor substrate 1301 using conventional processing steps and techniques well known to those skilled in the art. MOS circuit 1401 generally comprises a gate electrode 1402, a gate dielectric layer 1403, and n+ doped regions 1404. Gate dielectric layer 1403 is formed over a portion of substrate 1301, and gate electrode 1402 is then formed over gate dielectric layer 1403. Selective n-type doping is performed to form n+ doped regions 1404 within substrate 1301 along adjacent sides of gate electrode 1402 and are source, drain, or source/drain regions for the MOS transistor. The n+ doped regions 1404 have a doping concentration of at least about 1E19 atoms per cubic centimeter to allow one or more ohmic contacts to be formed. In this embodiment, n+ doped region 1404 is a drain region for the MOS transistor. After formation of MOS portion 1401 of the integrated circuit, all of the layers formed during processing are removed from the surface of substrate 1301 in the region where tunnel diode 1300 will be formed. A bare silicon surface is thus provided for the subsequent processing of tunnel diode 1300, for example in the manner set forth above.

[0083] After formation of both MOS circuit 1401 and tunnel diode 1300 on substrate 1301, processing continues to form a substantially completed integrated circuit 1400. Ohmic contacts 1405 and 1406 may be formed on drain region 1404 and contact layer 1312, respectively, using standard processing techniques well known in the art. An insulating layer 1408 is formed over substrate 1301, MOS circuit 1401, and tunnel diode 1300. Portions of insulating layer 1408 are then removed to define contact openings where the devices are to be interconnected. Interconnect trenches are formed within insulating layer 1408 to provide the lateral connections between the contacts. As illustrated in FIG. 14, interconnect 1407 connects a drain region of the MOS circuit to the uppermost contact layer 1312 of tunnel diode 1300. A passivation layer 1409 is formed over the interconnect 1407 and insulating layer 1408. Other electrical connections may be made to the devices and/or other electrical or electronic components within the integrated circuit 1400 but not illustrated in the figure according to conventional techniques available to those skilled in the art.

[0084] Referring now to FIG. 15, a monolithic integrated circuit is provided in accordance with one embodiment of the present invention. Monolithic integrated circuit 1500 generally includes a MOS circuit 1401 electrically coupled in series to first and second tunnel diodes. In FIG. 15, for illustration purposes only, and without limitation, MOS circuit 1401 is electrically coupled to first and second intraband tunnel diodes 1200 and 1501 of the type illustrated and described with reference to FIG. 12. Composite layers 1202 through 1210, as presented in FIG. 15, are identical to those illustrated and described above with reference to FIG. 12. In this embodiment, semiconductor substrate 1201 is a monocrystalline silicon substrate, such as a silicon wafer.

[0085] In accordance with the present embodiment of the invention, MOS circuit 1401 is first formed in semiconductor substrate 1301 using conventional processing steps and techniques well known to those skilled in the art, in accordance with the above description in reference to FIG. 14. First tunnel diode 1200 is formed in accordance with FIG. 12 and its accompanying description, except that second contact layer 1211 is omitted, leaving injection layer 1210 as the top layer of first tunnel diode 1200.

[0086] Second tunnel diode 1501 is formed overlying injection layer 1210 of first tunnel diode 1200, beginning with formation of a collection layer 1506. In the present embodiment of the invention, collection layer 1506 is a layer of n-doped GaAs. Following formation of collection layer 1506, a first tunnel barrier layer 1507, a quantum well layer 1508, and a second tunnel barrier layer 1509 are grown, in succession, on the collection layer. In accordance with this embodiment of the invention, tunnel barrier layers 1507 and 1509 are layers of AlGaAs or AlAs. Quantum well layer 1508 is a layer of GaAs. Quantum well layer 1508 and tunnel barrier layers 1507 and 1509 are not intentionally doped. After formation of layers 1507, 1508, and 1509, a spacer layer 1510 comprising n⁻ doped GaAs is grown on second tunnel barrier layer 1509. Finally, a contact layer 1511 is formed on spacer layer 1510 and comprises a layer of n+ doped GaAs.

[0087] As detailed with reference to FIG. 14, after formation of both MOS circuit 1401 and tunnel diodes. 1200 and 1501 on substrate 1301, processing continues to form a substantially completed integrated circuit 1500. Ohmic contacts 1405 and 1406 may be formed on drain region 1404 and contact layer 1512, respectively. An insulating layer 1408 is formed over substrate 1301, MOS circuit 1401, and tunnel diodes 1200 and 1501. Portions of insulating layer 1408 are then removed to define contact openings where the devices are to be interconnected. Interconnect trenches are formed within insulating layer 1408 to provide the lateral connections between the contacts. As illustrated in FIG. 15, interconnect 1407 connects a drain region of the MOS circuit to the uppermost contact layer 1512 of tunnel diode 1501. A passivation layer 1409 is formed over the interconnect 1407 and insulating layer 1408. Other electrical connections may be made to the devices and/or other electrical or electronic components within the integrated circuit 1500 (not illustrated in the figure) according to conventional techniques available to those skilled in the art.

[0088] Referring now to FIG. 16, a monolithic integrated circuit is provided in accordance with one embodiment of the present invention. Monolithic integrated circuit 1600 generally includes a MOS circuit 1401 having a drain region 1604 and a tunnel diode 1300 formed overlying and electrically coupled to the drain region. In FIG. 16, for illustration purposes only, and without limitation, MOS circuit 1401 is electrically coupled to an intraband tunnel diode 1300 of the type illustrated and described with reference to FIG. 13. Composite layers 1303 through 1311, as presented in FIG. 16, are identical to those illustrated and described above with reference to FIG. 13. In this embodiment, semiconductor substrate 1301 is a monocrystalline silicon substrate, such as a silicon wafer.

[0089] In this embodiment, no amorphous layer is formed between substrate 1301 and monocrystalline layer 1303. Rather, monocrystalline oxide layer 1303 is formed overlying drain region 1604 and is selectively doped to render the oxide electrically conductive. Intraband tunnel diode 1300 is then formed in accordance with the above description in electrical contact with the electrically conductive oxide of layer 1303.

[0090] In FIG. 17, a monolithic integrated circuit 1700 generally includes a MOS transistor having a gate electrode and a tunnel diode formed overlying and electrically coupled to the gate electrode. In FIG. 17, for illustration purposes only, and without limitation, an interband tunnel diode generally of the type illustrated and described with reference to FIG. 10 is formed overlying the gate electrode of the MOS transistor. In this embodiment, semiconductor substrate 1701 is a monocrystalline silicon substrate, such as a silicon wafer. N+ doped regions 1702 represent the source, drain, or source/drain regions of the MOS transistor, and are formed via ion implantation in substrate 1701.

[0091] An amorphous oxide layer 1709 is preferably formed overlying substrate 1701, in accordance with the process described above. In accordance with this embodiment of the present invention, a monocrystalline oxide layer 1703 is formed overlying amorphous layer 1709. Gate electrode 1704 is then formed overlying monocrystalline oxide layer 1703 in accordance with the above-described techniques. In this embodiment, gate electrode 1704 is a layer of n+ doped GaAs and can have a thickness of about 50 to about 500 nanometers (nm) and preferably a thickness of about 50 to about 100 nm.

[0092] A first quantum well layer 1705, a barrier layer 1706, and a second quantum well layer 1707 are grown, in succession, on gate electrode 1704. In accordance with this embodiment of the invention, quantum well layers 1705 and 1707 are InGaAs and barrier layer 1706 is GaAs, none of which are intentionally doped. After formation of layers 1705, 1706, and 1707, a p+ doped GaAs carrier supply layer 1708 is epitaxially grown on second quantum well layer 1707.

[0093] Clearly, these embodiments of integrated circuits having compound semiconductor portions and Group IV semiconductor portions are meant to illustrate embodiments of the present invention and do not limit the present invention. There are a multiplicity of other combinations of semiconductor devices and other embodiments of the present invention that come within the present disclosure. For example, the compound semiconductor portion may include light emitting diodes, photodetectors, diodes, or the like, and the Group IV semiconductor portions can include digital logic, memory arrays, and most structures that can be formed in conventional MOS integrated circuits. By using embodiments of the present invention, it is now simpler to integrate devices that work better in compound semiconductor materials with other components that work better or are easily and/or inexpensively formed within Group IV semiconductor materials. This allows the device size to decrease, the manufacturing costs to decrease, and yield and reliability to increase.

[0094] As contemplated in the above description, a monocrystalline Group IV wafer can also be used in forming only compound semiconductor electrical components over the wafer. In this manner, the wafer is essentially a “handle” wafer used during the fabrication of the compound semiconductor electrical components within a monocrystalline compound semiconductor layer overlying the wafer. Therefore, electrical components can be formed within II–V or II–IV semiconductor materials over a wafer of at least approximately 200 millimeters in diameter and possibly at least approximately 300 millimeters.

[0095] By the use of this type of substrate, a relatively inexpensive “handle” wafer overcomes the fragile nature of the compound semiconductor wafers by placing them over a relatively more durable and easy to fabricate base material. Therefore, an integrated circuit can be formed such that all electrical components, and particularly all active electronic devices, can be formed within the compound semiconductor material even though the substrate itself may include a Group IV semiconductor material Fabrication costs for compound semiconductor devices should decrease because larger substrates can be processed more economically and more readily compared to relatively smaller and more fragile conventional compound semiconductor wafers.

[0096] In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention. For example, use of Sb-based materials, such as indium antimonide (InSb), aluminum antimonide (AlSb), indium aluminum antimonide (InAlSb), gallium antimonide (GaSb), indium gallium antimonide (InGaSb), and aluminum gallium antimonide (InGaSb), is possible in accordance with the present invention. As those skilled in the art will appreciate, the present invention may be applicable to any heterojunction interband tunnel diode, resonant tunnel diode, or other tunnel diode structures in any III–V or compound semiconductor that can lattice-matched to silicon using a perovskite or other appropriate oxide.

[0097] Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential features of elements of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not expressly listed or inherent to such process, method, article, or apparatus.

Claims

The invention claimed is:

1. A monolithic integrated circuit comprising:

an MOS circuit formed at least partially in a monocrystalline substrate;

a monocrystalline compound semiconductor layer overlying the monocrystalline substrate; and

a tunnel diode formed at least partially in the monocrystalline compound semiconductor layer, the tunnel diode electrically coupled to the MOS circuit.

2. The monolithic integrated circuit of claim 1 wherein the MOS circuit comprises an MOS transistor having a drain region and the tunnel diode is electrically coupled to the drain region.

3. The monolithic integrated circuit of claim 2 further comprising a second tunnel diode coupled to the drain region in series with the tunnel diode.

4. The monolithic integrated circuit of claim 1 wherein the MOS circuit comprises an MOS transistor having a drain region and the tunnel diode is formed overlying and electrically coupled to the drain region.

5. The monolithic integrated circuit of claim 1 wherein the MOS circuit comprises an MOS transistor having a gate electrode and the tunnel diode is formed overlying and electrically coupled to the gate electrode.

6. The monolithic integrated circuit of claim 1 wherein the MOS circuit comprises a digital circuit.

7. The monolithic integrated circuit of claim 1 wherein the tunnel diode comprises an interband tunnel diode.

8. The monolithic integrated circuit of claim 1 wherein the tunnel diode comprises an intraband tunnel diode.

Patent Citations (749)

Patent	Date	Inventor	Cited By
US3617951(A)	1971-11-01	Anderson	Applicant
US3670213(A)	1972-06-01	Nakawaga et al.	Applicant
US3758199(A)	1973-09-01	Thaxter	Applicant
US3766370(A)	1973-10-01	Walther	Applicant
US3802967(A)	1974-04-01	Ladany et al.	Applicant
US3818451(A)	1974-06-01	Coleman	Applicant
US3914137(A)	1975-10-01	Huffman et al.	Applicant
US3935031(A)	1976-01-01	Adler	Applicant
US4006989(A)	1977-02-01	Andringa	Applicant
US4084130(A)	1978-04-01	Holton	Applicant
US4120588(A)	1978-10-01	Chaum	Applicant
US4146297(A)	1979-03-01	Alferness et al.	Applicant
US4174422(A)	1979-11-01	Matthews et al.	Applicant
US4174504(A)	1979-11-01	Chenausky et al.	Applicant
US4177094(A)	1979-12-01	Kroon	Applicant
US4242595(A)	1980-12-01	Lehovec	Applicant
US4284329(A)	1981-08-01	Smith et al.	Applicant
US4289920(A)	1981-09-01	Hovel	Applicant
US4297656(A)	1981-10-01	Pan	Applicant
US4298247(A)	1981-11-01	Michelet et al.	Applicant
US4378259(A)	1983-03-01	Hasegawa et al.	Applicant
US4392297(A)	1983-07-01	Little	Applicant
US4398342(A)	1983-08-01	Pitt et al.	Applicant
US4404265(A)	1983-09-01	Manasevit	Applicant
US4424589(A)	1984-01-01	Thomas et al.	Applicant
US4439014(A)	1984-03-01	Stacy et al.	Applicant
US4442590(A)	1984-04-01	Stockton et al.	Applicant
US4447116(A)	1984-05-01	King et al.	Applicant
US4452720(A)	1984-06-01	Harada et al.	Applicant
US4459325(A)	1984-07-01	Nozawa et al.	Applicant
US4482422(A)	1984-11-01	McGinn et al.	Applicant
US4482906(A)	1984-11-01	Hovel et al.	Applicant
US4484332(A)	1984-11-01	Hawrylo	Applicant
US4503540(A)	1985-03-01	Nakashima et al.	Applicant
US4523211(A)	1985-06-01	Morimoto et al.	Applicant
US4525871(A)	1985-06-01	Foyt et al.	Applicant
US4594000(A)	1986-06-01	Falk et al.	Applicant
US4626878(A)	1986-12-01	Kuwano et al.	Applicant
US4629821(A)	1986-12-01	Bronstein-Bonte et al.	Applicant
US4661176(A)	1987-04-01	Manasevit	Applicant
US4667088(A)	1987-05-01	Kramer	Applicant
US4667212(A)	1987-05-01	Nakamura	Applicant
US4681982(A)	1987-07-01	Yoshida	Applicant
US4695120(A)	1987-09-01	Holder	Applicant
US4723321(A)	1988-02-01	Saleh	Applicant
US4748485(A)	1988-05-01	Vasudev	Applicant
US4756007(A)	1988-07-01	Qureshi et al.	Applicant
US4772929(A)	1988-09-01	Manchester et al.	Applicant
US4773063(A)	1988-09-01	Hunsperger et al.	Applicant
US4774205(A)	1988-09-01	Choi et al.	Applicant
US4777613(A)	1988-10-01	Shahan et al.	Applicant
US4793872(A)	1988-12-01	Meunier et al.	Applicant
US4801184(A)	1989-01-01	Revelli	Applicant
US4802182(A)	1989-01-01	Thornton et al.	Applicant
US4804866(A)	1989-02-01	Akiyama	Applicant
US4815084(A)	1989-03-01	Scifres et al.	Applicant
US4841775(A)	1989-06-01	Ikeda et al.	Applicant
US4843609(A)	1989-06-01	Ohya et al.	Applicant
US4845044(A)	1989-07-01	Ariyoshi et al.	Examiner
US4846926(A)	1989-07-01	Kay et al.	Applicant
US4855249(A)	1989-08-01	Akasaki et al.	Applicant
US4866489(A)	1989-09-01	Yokogawa et al.	Applicant
US4868376(A)	1989-09-01	Lessin et al.	Applicant
US4872046(A)	1989-10-01	Morkoc et al.	Applicant
US4876208(A)	1989-10-01	Gustafson et al.	Applicant
US4876218(A)	1989-10-01	Pessa et al.	Applicant
US4876219(A)	1989-10-01	Eshita et al.	Applicant
US4882300(A)	1989-11-01	Inoue et al.	Applicant
US4885376(A)	1989-12-01	Verkade	Applicant
US4888202(A)	1989-12-01	Murakami et al.	Applicant
US4889402(A)	1989-12-01	Reinhart	Applicant
US4891091(A)	1990-01-01	Shastry	Applicant
US4896194(A)	1990-01-01	Suzuki	Applicant
US4901133(A)	1990-02-01	Curran et al.	Applicant
US4910164(A)	1990-03-01	Shichijo	Applicant
US4912087(A)	1990-03-01	Aslam et al.	Applicant
US4928154(A)	1990-05-01	Umeno et al.	Applicant
US4934777(A)	1990-06-01	Jou et al.	Applicant
US4952420(A)	1990-08-01	Walters	Applicant
US4959702(A)	1990-09-01	Moyer et al.	Applicant
US4963508(A)	1990-10-01	Umeno et al.	Applicant
US4963949(A)	1990-10-01	Wanlass et al.	Applicant
US4965649(A)	1990-10-01	Zanio et al.	Applicant
US4981714(A)	1991-01-01	Ohno et al.	Applicant
US4984043(A)	1991-01-01	Vinal	Applicant
US4999842(A)	1991-03-01	Huang et al.	Applicant
US5018816(A)	1991-05-01	Murray et al.	Applicant
US5028563(A)	1991-07-01	Feit et al.	Applicant
US5028976(A)	1991-07-01	Ozaki et al.	Applicant
US5051790(A)	1991-09-01	Hammer	Applicant
US5053835(A)	1991-10-01	Horikawa et al.	Applicant
US5055445(A)	1991-10-01	Belt et al.	Applicant
US5055835(A)	1991-10-01	Sutton	Applicant
US5057694(A)	1991-10-01	Idaka et al.	Applicant
US5060031(A)	1991-10-01	Abrokwah et al.	Applicant
US5063081(A)	1991-11-01	Cozzette et al.	Applicant
US5063166(A)	1991-11-01	Mooney et al.	Applicant
US5064781(A)	1991-11-01	Cambou et al.	Applicant
US5067809(A)	1991-11-01	Tsubota	Applicant
US5073981(A)	1991-12-01	Giles et al.	Applicant
US5075743(A)	1991-12-01	Behfar-Rad	Applicant
US5081062(A)	1992-01-01	Vasudev et al.	Examiner
US5081519(A)	1992-01-01	Nishimura et al.	Applicant
US5087829(A)	1992-02-01	Ishibashi et al.	Applicant
US5103494(A)	1992-04-01	Mozer	Applicant
US5116461(A)	1992-05-01	Lebby et al.	Applicant
US5119448(A)	1992-06-01	Schaefer et al.	Applicant
US5122679(A)	1992-06-01	Ishii et al.	Applicant
US5122852(A)	1992-06-01	Chan et al.	Applicant
US5127067(A)	1992-06-01	Delcoco et al.	Applicant
US5130762(A)	1992-07-01	Kulick	Applicant
US5132648(A)	1992-07-01	Trinh et al.	Applicant
US5140387(A)	1992-08-01	Okazaki et al.	Applicant
US5140651(A)	1992-08-01	Soref et al.	Applicant
US5141894(A)	1992-08-01	Bisaro et al.	Applicant
US5143854(A)	1992-09-01	Pirrung et al.	Applicant
US5144409(A)	1992-09-01	Ma	Applicant
US5148504(A)	1992-09-01	Levi et al.	Applicant
US5155658(A)	1992-10-01	Inam et al.	Applicant
US5159413(A)	1992-10-01	Calviello et al.	Applicant
US5163118(A)	1992-11-01	Lorenzo et al.	Applicant
US5166761(A)	1992-11-01	Olson et al.	Applicant
US5173474(A)	1992-12-01	Connell et al.	Applicant
US5173835(A)	1992-12-01	Cornett et al.	Applicant
US5181085(A)	1993-01-01	Moon et al.	Applicant
US5185589(A)	1993-02-01	Krishnaswamy et al.	Applicant
US5188976(A)	1993-02-01	Kume et al.	Applicant
US5191625(A)	1993-03-01	Gustavsson	Applicant
US5194397(A)	1993-03-01	Cook et al.	Applicant
US5194917(A)	1993-03-01	Regener	Applicant
US5198269(A)	1993-03-01	Swartz et al.	Applicant
US5208182(A)	1993-05-01	Narayan et al.	Applicant
US5210763(A)	1993-05-01	Lewis et al.	Applicant
US5216359(A)	1993-06-01	Makki et al.	Applicant
US5216729(A)	1993-06-01	Berger et al.	Applicant
US5221367(A)	1993-06-01	Chisholm et al.	Applicant
US5225031(A)	1993-07-01	McKee et al.	Applicant
US5227196(A)	1993-07-01	Itoh	Applicant
US5238877(A)	1993-08-01	Russell	Applicant
US5244818(A)	1993-09-01	Jokers et al.	Applicant
US5248564(A)	1993-09-01	Ramesh	Applicant
US5260394(A)	1993-11-01	Tazaki et al.	Applicant
US5262659(A)	1993-11-01	Grudkowski et al.	Applicant
US5266355(A)	1993-11-01	Wernberg et al.	Applicant
US5268327(A)	1993-12-01	Vernon	Applicant
US5270298(A)	1993-12-01	Ramesh	Applicant
US5280013(A)	1994-01-01	Newman et al.	Applicant
US5281834(A)	1994-01-01	Cambou et al.	Applicant
US5283462(A)	1994-02-01	Stengel	Applicant
US5286985(A)	1994-02-01	Taddiken	Applicant
US5293050(A)	1994-03-01	Chapple-Sokol et al.	Applicant
US5306649(A)	1994-04-01	Hebert	Applicant
US5310707(A)	1994-05-01	Oishi et al.	Applicant
US5312765(A)	1994-05-01	Kanber	Applicant
US5313058(A)	1994-05-01	Friederich et al.	Applicant
US5314547(A)	1994-05-01	Heremans et al.	Applicant
US5315128(A)	1994-05-01	Hunt et al.	Applicant
US5323023(A)	1994-06-01	Fork	Applicant
US5326721(A)	1994-07-01	Summerfelt	Applicant
US5334556(A)	1994-08-01	Guldi	Applicant
US5352926(A)	1994-10-01	Andrews	Applicant
US5356509(A)	1994-10-01	Terranova et al.	Applicant
US5356831(A)	1994-10-01	Calviello et al.	Applicant
US5357122(A)	1994-10-01	Okubora et al.	Applicant
US5358925(A)	1994-10-01	Neville Connell et al.	Applicant
US5362972(A)	1994-11-01	Yazawa et al.	Applicant
US5362998(A)	1994-11-01	Iwamura et al.	Applicant
US5365477(A)	1994-11-01	Cooper, Jr. et al.	Applicant
US5371621(A)	1994-12-01	Stevens	Applicant
US5371734(A)	1994-12-01	Fischer	Applicant
US5372992(A)	1994-12-01	Itozaki et al.	Applicant
US5373166(A)	1994-12-01	Buchan et al.	Applicant
US5387811(A)	1995-02-01	Saigoh	Applicant
US5391515(A)	1995-02-01	Kao et al.	Applicant
US5393352(A)	1995-02-01	Summerfelt	Applicant
US5394489(A)	1995-02-01	Koch	Applicant
US5395663(A)	1995-03-01	Tabata et al.	Applicant
US5397428(A)	1995-03-01	Stoner et al.	Applicant
US5399898(A)	1995-03-01	Rostoker	Applicant
US5404581(A)	1995-04-01	Honjo	Applicant
US5405802(A)	1995-04-01	Yamagata et al.	Applicant
US5406202(A)	1995-04-01	Mehrgardt et al.	Applicant
US5410622(A)	1995-04-01	Okada et al.	Applicant
US5418216(A)	1995-05-01	Fork	Applicant
US5418389(A)	1995-05-01	Watanabe	Applicant
US5420102(A)	1995-05-01	Harshavardhan et al.	Applicant
US5427988(A)	1995-06-01	Sengupta et al.	Applicant
US5430397(A)	1995-07-01	Itoh et al.	Applicant
US5436759(A)	1995-07-01	Dijaii et al.	Applicant
US5438584(A)	1995-08-01	Paoli et al.	Applicant
US5441577(A)	1995-08-01	Sasaki et al.	Applicant
US5442191(A)	1995-08-01	Ma	Applicant
US5442561(A)	1995-08-01	Yoshizawa et al.	Applicant
US5444016(A)	1995-08-01	Abrokwah et al.	Applicant
US5446719(A)	1995-08-01	Yoshida et al.	Applicant
US5450812(A)	1995-09-01	McKee et al.	Applicant
US5452118(A)	1995-09-01	Maruska	Applicant
US5453727(A)	1995-09-01	Shibasaki et al.	Applicant
US5466631(A)	1995-11-01	Ichikawa et al.	Applicant
US5473047(A)	1995-12-01	Shi	Applicant
US5473171(A)	1995-12-01	Summerfelt	Applicant
US5477363(A)	1995-12-01	Matsuda	Applicant
US5478653(A)	1995-12-01	Guenzer	Applicant
US5479033(A)	1995-12-01	Baca et al.	Applicant
US5479317(A)	1995-12-01	Ramesh	Applicant
US5480829(A)	1996-01-01	Abrokwah et al.	Applicant
US5481102(A)	1996-01-01	Hazelrigg, Jr.	Applicant
US5482003(A)	1996-01-01	McKee et al.	Applicant
US5484664(A)	1996-01-01	Kitahara et al.	Applicant
US5486406(A)	1996-01-01	Shi	Applicant
US5491461(A)	1996-02-01	Partin et al.	Applicant
US5492859(A)	1996-02-01	Sakaguchi et al.	Applicant
US5494711(A)	1996-02-01	Takeda et al.	Applicant
US5504035(A)	1996-04-01	Rostoker et al.	Applicant
US5504183(A)	1996-04-01	Shi	Applicant
US5508554(A)	1996-04-01	Takatani et al.	Applicant
US5510665(A)	1996-04-01	Conley	Applicant
US5511238(A)	1996-04-01	Bayraktaroglu	Applicant
US5512773(A)	1996-04-01	Wolf et al.	Applicant
US5514484(A)	1996-05-01	Nashimoto	Applicant
US5514904(A)	1996-05-01	Onga et al.	Applicant
US5515047(A)	1996-05-01	Yamakido et al.	Applicant
US5515810(A)	1996-05-01	Yamashita et al.	Applicant
US5516725(A)	1996-05-01	Chang et al.	Applicant
US5519235(A)	1996-05-01	Ramesh	Applicant
US5523602(A)	1996-06-01	Horiuchi et al.	Applicant
US5528057(A)	1996-06-01	Yanagase et al.	Applicant
US5528067(A)	1996-06-01	Farb et al.	Applicant
US5528209(A)	1996-06-01	Macdonald et al.	Applicant
US5528414(A)	1996-06-01	Oakley	Applicant
US5530235(A)	1996-06-01	Stefik et al.	Applicant
US5538941(A)	1996-07-01	Findikoglu et al.	Applicant
US5540785(A)	1996-07-01	Dennard et al.	Applicant
US5541422(A)	1996-07-01	Wolf et al.	Applicant
US5548141(A)	1996-08-01	Morris et al.	Applicant
US5549977(A)	1996-08-01	Jin et al.	Applicant
US5551238(A)	1996-09-01	Prueitt	Applicant
US5552547(A)	1996-09-01	Shi	Applicant
US5553089(A)	1996-09-01	Seki et al.	Applicant
US5556463(A)	1996-09-01	Guenzer	Applicant
US5559368(A)	1996-09-01	Hu et al.	Applicant
US5561305(A)	1996-10-01	Smith	Applicant
US5569953(A)	1996-10-01	Kikkawa et al.	Applicant
US5570226(A)	1996-10-01	Ota	Applicant
US5572052(A)	1996-11-01	Kashihara et al.	Applicant
US5574296(A)	1996-11-01	Park et al.	Applicant
US5574589(A)	1996-11-01	Feuer et al.	Applicant
US5574744(A)	1996-11-01	Gaw et al.	Applicant
US5576879(A)	1996-11-01	Nashimoto	Applicant
US5578162(A)	1996-11-01	D'Asaro et al.	Applicant
US5585167(A)	1996-12-01	Satoh et al.	Applicant
US5585288(A)	1996-12-01	Davis et al.	Applicant
US5588995(A)	1996-12-01	Sheldon	Applicant
US5589284(A)	1996-12-01	Summerfelt et al.	Applicant
US5596205(A)	1997-01-01	Reedy et al.	Applicant
US5596214(A)	1997-01-01	Endo	Applicant
US5602418(A)	1997-02-01	Imai et al.	Applicant
US5603764(A)	1997-02-01	Matsuda et al.	Applicant
US5606184(A)	1997-02-01	Abrokwah et al.	Applicant
US5608046(A)	1997-03-01	Cook et al.	Applicant
US5610744(A)	1997-03-01	Ho et al.	Applicant
US5614739(A)	1997-03-01	Abrokwah et al.	Applicant
US5619051(A)	1997-04-01	Endo	Applicant
US5621227(A)	1997-04-01	Joshi	Applicant
US5623439(A)	1997-04-01	Gotoh et al.	Applicant
US5623552(A)	1997-04-01	Lane	Applicant
US5629534(A)	1997-05-01	Inuzuka et al.	Applicant
US5633724(A)	1997-05-01	King et al.	Applicant
US5635433(A)	1997-06-01	Sengupta	Applicant
US5635453(A)	1997-06-01	Pique et al.	Applicant
US5640267(A)	1997-06-01	May et al.	Applicant
US5642371(A)	1997-06-01	Tohyama et al.	Applicant
US5650646(A)	1997-07-01	Summerfelt	Applicant
US5656382(A)	1997-08-01	Nashimoto	Applicant
US5659180(A)	1997-08-01	Shen et al.	Applicant
US5661112(A)	1997-08-01	Hatta et al.	Applicant
US5666376(A)	1997-09-01	Cheng	Applicant
US5667586(A)	1997-09-01	Ek et al.	Applicant
US5668048(A)	1997-09-01	Kondo et al.	Applicant
US5670798(A)	1997-09-01	Schetzina	Applicant
US5670800(A)	1997-09-01	Nakao et al.	Applicant
US5674366(A)	1997-10-01	Hayashi et al.	Applicant
US5674813(A)	1997-10-01	Nakamura et al.	Applicant
US5679947(A)	1997-10-01	Doi et al.	Applicant
US5679965(A)	1997-10-01	Schetzina	Applicant
US5682046(A)	1997-10-01	Takahashi et al.	Applicant
US5684302(A)	1997-11-01	Wersing et al.	Applicant
US5686741(A)	1997-11-01	Ohori et al.	Applicant
US5689123(A)	1997-11-01	Major et al.	Applicant
US5693140(A)	1997-12-01	McKee et al.	Applicant
US5696392(A)	1997-12-01	Char et al.	Applicant
US5719417(A)	1998-02-01	Roeder et al.	Applicant
US5725641(A)	1998-03-01	MacLeod	Applicant
US5729394(A)	1998-03-01	Sevier et al.	Applicant
US5729641(A)	1998-03-01	Chandonnet et al.	Applicant
US5731220(A)	1998-03-01	Tsu et al.	Applicant
US5733641(A)	1998-03-01	Fork et al.	Applicant
US5734672(A)	1998-03-01	McMinn et al.	Applicant
US5735949(A)	1998-04-01	Mantl et al.	Applicant
US5741724(A)	1998-04-01	Ramdani et al.	Applicant
US5745631(A)	1998-04-01	Reinker	Applicant
US5753300(A)	1998-05-01	Wessels et al.	Applicant
US5753928(A)	1998-05-01	Krause	Applicant
US5753934(A)	1998-05-01	Yano et al.	Applicant
US5754319(A)	1998-05-01	Van De Voorde et al.	Applicant
US5754714(A)	1998-05-01	Suzuki et al.	Applicant
US5760426(A)	1998-06-01	Marx et al.	Applicant
US5760427(A)	1998-06-01	Onda	Applicant
US5760740(A)	1998-06-01	Blodgett	Applicant
US5764676(A)	1998-06-01	Paoli et al.	Applicant
US5767543(A)	1998-06-01	Ooms et al.	Applicant
US5770887(A)	1998-06-01	Tadatomo et al.	Applicant
US5772758(A)	1998-06-01	Collins et al.	Applicant
US5776359(A)	1998-07-01	Schultz et al.	Applicant
US5776621(A)	1998-07-01	Nashimoto	Applicant
US5777350(A)	1998-07-01	Nakamura et al.	Applicant
US5777762(A)	1998-07-01	Yamamoto	Applicant
US5778018(A)	1998-07-01	Yoshikawa et al.	Applicant
US5778116(A)	1998-07-01	Tomich	Applicant
US5780311(A)	1998-07-01	Beasom et al.	Applicant
US5789733(A)	1998-08-01	Jachimowicz et al.	Applicant
US5789845(A)	1998-08-01	Wadaka et al.	Applicant
US5790583(A)	1998-08-01	Ho	Applicant
US5792569(A)	1998-08-01	Sun et al.	Applicant
US5792679(A)	1998-08-01	Nakato	Applicant
US5796648(A)	1998-08-01	Kawakubo et al.	Applicant
US5801072(A)	1998-09-01	Barber	Applicant
US5801105(A)	1998-09-01	Yano et al.	Applicant
US5807440(A)	1998-09-01	Kubota et al.	Applicant
US5810923(A)	1998-09-01	Yano et al.	Applicant
US5812272(A)	1998-09-01	King et al.	Applicant
US5814583(A)	1998-09-01	Itozaki et al.	Applicant
US5825055(A)	1998-10-01	Summerfelt	Applicant
US5825799(A)	1998-10-01	Ho et al.	Applicant
US5827755(A)	1998-10-01	Yonehara et al.	Applicant
US5828080(A)	1998-10-01	Yano et al.	Applicant
US5830270(A)	1998-11-01	McKee et al.	Applicant
US5831960(A)	1998-11-01	Jiang et al.	Applicant
US5833603(A)	1998-11-01	Kovacs et al.	Applicant
US5834362(A)	1998-11-01	Miyagaki et al.	Applicant
US5838035(A)	1998-11-01	Ramesh	Applicant
US5838053(A)	1998-11-01	Bevan et al.	Applicant
US5844260(A)	1998-12-01	Ohori	Applicant
US5846846(A)	1998-12-01	Suh et al.	Applicant
US5852687(A)	1998-12-01	Wickham	Applicant
US5857049(A)	1999-01-01	Beranek et al.	Applicant
US5858814(A)	1999-01-01	Goossen et al.	Applicant
US5861966(A)	1999-01-01	Ortel	Applicant
US5863326(A)	1999-01-01	Nause et al.	Applicant
US5864171(A)	1999-01-01	Yamamoto et al.	Applicant
US5869845(A)	1999-02-01	Vander Wagt et al.	Applicant
US5872493(A)	1999-02-01	Ella	Applicant
US5873977(A)	1999-02-01	Desu et al.	Applicant
US5874860(A)	1999-02-01	Brunel et al.	Applicant
US5878175(A)	1999-03-01	Sonoda et al.	Applicant
US5879956(A)	1999-03-01	Seon et al.	Applicant
US5880452(A)	1999-03-01	Plesko	Applicant
US5882948(A)	1999-03-01	Jewell	Applicant
US5883564(A)	1999-03-01	Partin	Applicant
US5883996(A)	1999-03-01	Knapp et al.	Applicant
US5886867(A)	1999-03-01	Chivukula et al.	Applicant
US5888296(A)	1999-03-01	Ooms et al.	Applicant
US5889296(A)	1999-03-01	Imamura et al.	Applicant
US5896476(A)	1999-04-01	Wisseman et al.	Applicant
US5905571(A)	1999-05-01	Butler et al.	Applicant
US5907792(A)	1999-05-01	Droopad et al.	Applicant
US5912068(A)	1999-06-01	Jia	Applicant
US5919515(A)	1999-07-01	Yano et al.	Applicant
US5919522(A)	1999-07-01	Baum et al.	Applicant
US5926493(A)	1999-07-01	O'Brien et al.	Applicant
US5926496(A)	1999-07-01	Ho et al.	Applicant
US5937115(A)	1999-08-01	Domash	Applicant
US5937274(A)	1999-08-01	Kondow et al.	Applicant
US5937285(A)	1999-08-01	Abrokwah et al.	Applicant
US5948161(A)	1999-09-01	Kizuki	Applicant
US5953468(A)	1999-09-01	Finnila et al.	Applicant
US5955591(A)	1999-09-01	Imbach et al.	Applicant
US5959308(A)	1999-09-01	Shichijo et al.	Applicant
US5959879(A)	1999-09-01	Koo	Applicant
US5962069(A)	1999-10-01	Schindler et al.	Applicant
US5963291(A)	1999-10-01	Wu et al.	Applicant
US5966323(A)	1999-10-01	Chen et al.	Applicant
US5976953(A)	1999-11-01	Zavracky et al.	Applicant
US5977567(A)	1999-11-01	Verdiell	Applicant
US5981400(A)	1999-11-01	Lo	Applicant
US5981976(A)	1999-11-01	Murasato	Applicant
US5981980(A)	1999-11-01	Miyajima et al.	Applicant
US5984190(A)	1999-11-01	Nevill	Applicant
US5985404(A)	1999-11-01	Yano et al.	Applicant
US5986301(A)	1999-11-01	Fukushima et al.	Applicant
US5987011(A)	1999-11-01	Toh	Applicant
US5987196(A)	1999-11-01	Noble	Applicant
US5990495(A)	1999-11-01	Ohba	Applicant
US5995359(A)	1999-11-01	Klee et al.	Applicant
US5995528(A)	1999-11-01	Fukunaga et al.	Applicant
US5997638(A)	1999-12-01	Copel et al.	Applicant
US5998781(A)	1999-12-01	Vawter et al.	Applicant
US5998819(A)	1999-12-01	Yokoyama et al.	Applicant
US6002375(A)	1999-12-01	Corman et al.	Applicant
US6008762(A)	1999-12-01	Nghiem	Applicant
US6011641(A)	2000-01-01	Shin et al.	Applicant
US6011646(A)	2000-01-01	Mirkarimi et al.	Applicant
US6013553(A)	2000-01-01	Wallace et al.	Applicant
US6020222(A)	2000-02-01	Wollesen	Applicant
US6022140(A)	2000-02-01	Fraden et al.	Applicant
US6022410(A)	2000-02-01	Yu et al.	Applicant
US6022671(A)	2000-02-01	Binkley et al.	Applicant
US6022963(A)	2000-02-01	McGall et al.	Applicant
US6023082(A)	2000-02-01	McKee et al.	Applicant
US6028853(A)	2000-02-01	Haartsen	Applicant
US6039803(A)	2000-03-01	Fitzgerald et al.	Applicant
US6045626(A)	2000-04-01	Yano et al.	Applicant
US6046464(A)	2000-04-01	Schetzina	Applicant
US6048751(A)	2000-04-01	D'Asaro et al.	Applicant
US6049110(A)	2000-04-01	Koh	Applicant
US6049702(A)	2000-04-01	Tham et al.	Applicant
US6051858(A)	2000-04-01	Uchida et al.	Applicant
US6051874(A)	2000-04-01	Masuda	Applicant
US6055179(A)	2000-04-01	Koganei et al.	Applicant
US6058131(A)	2000-05-01	Pan	Applicant
US6059895(A)	2000-05-01	Chu et al.	Applicant
US6064078(A)	2000-05-01	Northrup et al.	Applicant
US6064092(A)	2000-05-01	Park	Applicant
US6064783(A)	2000-05-01	Congdon et al.	Applicant
US6078717(A)	2000-06-01	Nashimoto et al.	Applicant
US6080378(A)	2000-06-01	Yokota et al.	Applicant
US6083697(A)	2000-07-01	Beecher et al.	Applicant
US6087681(A)	2000-07-01	Shakuda	Applicant
US6088216(A)	2000-07-01	Laibowitz et al.	Applicant
US6090659(A)	2000-07-01	Laibowitz et al.	Applicant
US6093302(A)	2000-07-01	Montgomery	Applicant
US6096584(A)	2000-08-01	Ellis-Monaghan et al.	Applicant
US6100578(A)	2000-08-01	Suzuki	Applicant
US6103008(A)	2000-08-01	McKee et al.	Applicant
US6103403(A)	2000-08-01	Grigorian et al.	Applicant
US6107653(A)	2000-08-01	Fitzgerald	Applicant
US6107721(A)	2000-08-01	Lakin	Applicant
US6108125(A)	2000-08-01	Yano	Applicant
US6110813(A)	2000-08-01	Ota et al.	Applicant
US6110840(A)	2000-08-01	Yu	Applicant
US6113225(A)	2000-09-01	Miyata et al.	Applicant
US6113690(A)	2000-09-01	Yu et al.	Applicant
US6114996(A)	2000-09-01	Nghiem	Applicant
US6121642(A)	2000-09-01	Newns	Applicant
US6121647(A)	2000-09-01	Yano et al.	Applicant
US6128178(A)	2000-10-01	Newns	Applicant
US6134114(A)	2000-10-01	Ungermann et al.	Applicant
US6136666(A)	2000-10-01	So	Applicant
US6137603(A)	2000-10-01	Henmi	Applicant
US6139483(A)	2000-10-01	Seabaugh et al.	Applicant
US6140746(A)	2000-10-01	Miyashita et al.	Applicant
US6143072(A)	2000-11-01	McKee et al.	Applicant
US6143366(A)	2000-11-01	Lu	Applicant
US6146906(A)	2000-11-01	Inoue et al.	Applicant
US6150239(A)	2000-11-01	Goesele et al.	Applicant
US6151240(A)	2000-11-01	Suzuki	Applicant
US6153010(A)	2000-11-01	Kiyoku et al.	Applicant
US6153454(A)	2000-11-01	Krivokapic	Applicant
US6156581(A)	2000-12-01	Vaudo et al.	Applicant
US6171905(B1)	2001-01-01	Morita et al.	Examiner
US6173474(B1)	2001-01-01	Conrad	Applicant
US6174755(B1)	2001-01-01	Manning	Applicant
US6175497(B1)	2001-01-01	Tseng et al.	Applicant
US6175555(B1)	2001-01-01	Hoole	Applicant
US6180252(B1)	2001-01-01	Farrell et al.	Applicant
US6180486(B1)	2001-01-01	Leobandung et al.	Applicant
US6181920(B1)	2001-01-01	Dent et al.	Applicant
US6184044(B1)	2001-02-01	Sone et al.	Applicant
US6184144(B1)	2001-02-01	Lo	Applicant
US6191011(B1)	2001-02-01	Gilboa et al.	Applicant
US6194753(B1)	2001-02-01	Seon et al.	Applicant
US6197503(B1)	2001-03-01	Vo-Dinh et al.	Applicant
US6198119(B1)	2001-03-01	Nabatame et al.	Applicant
US6204525(B1)	2001-03-01	Sakurai et al.	Applicant
US6204737(B1)	2001-03-01	Ella	Applicant
US6208453(B1)	2001-03-01	Wessels et al.	Applicant
US6210988(B1)	2001-04-01	Howe et al.	Applicant
US6211096(B1)	2001-04-01	Allman et al.	Applicant
US6222654(B1)	2001-04-01	Frigo	Applicant
US6224669(B1)	2001-05-01	Yi et al.	Applicant
US6225051(B1)	2001-05-01	Sugiyama et al.	Applicant
US6229159(B1)	2001-05-01	Suzuki	Applicant
US6232242(B1)	2001-05-01	Hata et al.	Applicant
US6232806(B1)	2001-05-01	Woeste et al.	Applicant
US6232910(B1)	2001-05-01	Bell et al.	Applicant
US6233435(B1)	2001-05-01	Wong	Applicant
US6235145(B1)	2001-05-01	Li et al.	Applicant
US6238946(B1)	2001-05-01	Ziegler	Applicant
US6239012(B1)	2001-05-01	Kinsman	Applicant
US6239449(B1)	2001-05-01	Fafard et al.	Applicant
US6253649(B1)	2001-05-01	Kawahara et al.	Applicant
US6241821(B1)	2001-06-01	Yu et al.	Applicant
US6242686(B1)	2001-06-01	Kishimoto et al.	Applicant
US6248459(B1)	2001-06-01	Wang et al.	Applicant
US6248621(B1)	2001-06-01	Wilk et al.	Applicant
US6252261(B1)	2001-06-01	Usui et al.	Applicant
US6255198(B1)	2001-07-01	Linthicum et al.	Applicant
US6256426(B1)	2001-07-01	Duchet	Applicant
US6265749(B1)	2001-07-01	Gardner et al.	Applicant
US6268269(B1)	2001-07-01	Lee et al.	Applicant
US6271619(B1)	2001-08-01	Yamada et al.	Applicant
US6275122(B1)	2001-08-01	Speidell et al.	Applicant
US6277436(B1)	2001-08-01	Stauf et al.	Applicant
US6278054(B1)	2001-08-01	Ho et al.	Examiner
US6278137(B1)	2001-08-01	Shimoyama et al.	Applicant
US6278138(B1)	2001-08-01	Suzuki	Applicant
US6278523(B1)	2001-08-01	Gorecki	Applicant
US6278541(B1)	2001-08-01	Baker	Applicant
US6291319(B1)	2001-09-01	Yu et al.	Applicant
US6291866(B1)	2001-09-01	Wallace	Applicant
US6297598(B1)	2001-10-01	Wang et al.	Applicant
US6297842(B1)	2001-10-01	Koizumi et al.	Applicant
US6300615(B1)	2001-10-01	Shinohara et al.	Applicant
US6306668(B1)	2001-10-01	McKee et al.	Applicant
US6307996(B1)	2001-10-01	Nashimoto et al.	Applicant
US6312819(B1)	2001-11-01	Jia et al.	Applicant
US6313486(B1)	2001-11-01	Kencke et al.	Applicant
US6316785(B1)	2001-11-01	Nunoue et al.	Applicant
US6316832(B1)	2001-11-01	Tsuzuki et al.	Applicant
US6319730(B1)	2001-11-01	Ramdani et al.	Applicant
US6320238(B1)	2001-11-01	Kizilyalli et al.	Applicant
US6326637(B1)	2001-12-01	Parkin et al.	Applicant
US6326645(B1)	2001-12-01	Kadota	Applicant
US6326667(B1)	2001-12-01	Sugiyama et al.	Applicant
US6329277(B1)	2001-12-01	Liu et al.	Applicant
US6338756(B1)	2002-01-01	Dietze	Applicant
US6339664(B1)	2002-01-01	Farjady et al.	Applicant
US6340788(B1)	2002-01-01	King et al.	Applicant
US6341851(B1)	2002-01-01	Takayama et al.	Applicant
US6343171(B1)	2002-01-01	Yoshimura et al.	Applicant
US6345424(B1)	2002-02-01	Hasegawa et al.	Applicant
US6348373(B1)	2002-02-01	Ma et al.	Applicant
US6355945(B1)	2002-03-01	Kadota et al.	Applicant
US6359330(B1)	2002-03-01	Goudard	Applicant
US6362017(B1)	2002-03-01	Manabe et al.	Applicant
US6362558(B1)	2002-03-01	Fukui	Applicant
US6367699(B1)	2002-04-01	Ackley	Applicant
US6372356(B1)	2002-04-01	Thornton et al.	Applicant
US6372813(B1)	2002-04-01	Johnson et al.	Applicant
US6376337(B1)	2002-04-01	Wang et al.	Applicant
US6389209(B1)	2002-05-01	Suhir	Applicant
US6391674(B1)	2002-05-01	Ziegler	Applicant
US6392253(B1)	2002-05-01	Saxena	Applicant
US6392257(B1)	2002-05-01	Ramdani et al.	Applicant
US6393167(B1)	2002-05-01	Davis et al.	Applicant
US6404027(B1)	2002-06-01	Hong et al.	Applicant
US6410941(B1)	2002-06-01	Taylor et al.	Applicant
US6410947(B1)	2002-06-01	Wada	Applicant
US6411756(B1)	2002-06-01	Sadot et al.	Applicant
US6415140(B1)	2002-07-01	Benjamin et al.	Applicant
US6417059(B1)	2002-07-01	Huang	Applicant
US6419849(B1)	2002-07-01	Qiu et al.	Applicant
US6427066(B1)	2002-07-01	Grube	Applicant
US6432546(B1)	2002-08-01	Ramesh et al.	Applicant
US6438281(B1)	2002-08-01	Tsukamoto et al.	Applicant
US6445724(B1)	2002-09-01	Abeles	Applicant
US6452232(B1)	2002-09-01	Adan	Applicant
US6461927(B1)	2002-10-01	Mochizuki et al.	Applicant
US6462360(B1)	2002-10-01	Higgins, Jr. et al.	Applicant
US6477285(B1)	2002-11-01	Shanley	Applicant
US6496469(B1)	2002-12-01	Uchizaki	Applicant
US6498358(B1)	2002-12-01	Lach et al.	Applicant
US6501121(B1)	2002-12-01	Yu et al.	Applicant
US6504189(B1)	2003-01-01	Matsuda et al.	Applicant
US6524651(B1)	2003-02-01	Gan et al.	Applicant
US6528374(B1)	2003-03-01	Bojarczuk, Jr. et al.	Applicant
US6538359(B1)	2003-03-01	Hiraku et al.	Applicant
US6589887(B1)	2003-07-01	Dalton et al.	Applicant
US2001/0013313(A1)	2001-08-01	Droopad et al.	Applicant
US2001/0020278(A1)	2001-09-01	Saito	Applicant
US2001/0036142(A1)	2001-11-01	Kadowaki et al.	Applicant
US2001/0055820(A1)	2001-12-01	Sakurai et al.	Applicant
US2002/0006245(A1)	2002-01-01	Kubota et al.	Applicant
US2002/0008234(A1)	2002-01-01	Emrick	Applicant
US2002/0021855(A1)	2002-02-01	Kim	Applicant
US2002/0030246(A1)	2002-03-01	Eisenbeiser et al.	Applicant
US2002/0047123(A1)	2002-04-01	Ramdani et al.	Applicant
US2002/0047143(A1)	2002-04-01	Ramdani et al.	Applicant
US2002/0052061(A1)	2002-05-01	Fitzgerald	Applicant
US2002/0072245(A1)	2002-06-01	Ooms et al.	Applicant
US2002/0076878(A1)	2002-06-01	Wasa et al	Applicant
US2002/0079576(A1)	2002-06-01	Seshan	Applicant
US2002/0131675(A1)	2002-09-01	Litvin	Applicant
US2002/0140012(A1)	2002-10-01	Droopad	Applicant
US2002/0145168(A1)	2002-10-01	Bojarczuk, Jr. et al.	Applicant
US2002/0179000(A1)	2002-12-01	Lee et al.	Applicant
US2002/0195610(A1)	2002-12-01	Klosowiak	Applicant
DE19607107	1997-08-01		Applicant
DE19712496	1997-10-01		Applicant
DE19829609	2000-01-01		Applicant
DE10017137	2000-10-01		Applicant
EP247722	1987-12-01		Applicant
EP250171	1987-12-01		Applicant
EP300499	1989-01-01		Applicant
EP309270	1989-03-01		Applicant
EP331338	1989-09-01		Applicant
EP331467	1989-09-01		Applicant
EP342937	1989-11-01		Applicant
EP392714	1990-10-01		Applicant
EP412002	1991-02-01		Applicant
EP455526	1991-06-01		Applicant
EP483993	1992-05-01		Applicant
EP494514	1992-07-01		Applicant
EP514018	1992-11-01		Applicant
EP538611	1993-04-01		Applicant
EP581239	1994-02-01		Applicant
EP600658	1994-06-01		Applicant
EP602568	1994-06-01		Applicant
EP607435	1994-07-01		Applicant
EP614256	1994-09-01		Applicant
EP619283	1994-10-01		Applicant
EP630057	1994-12-01		Applicant
EP661561	1995-07-01		Applicant
EP860913	1995-08-01		Applicant
EP682266	1995-11-01		Applicant
EP711853	1996-05-01		Applicant
EP766292	1997-04-01		Applicant
EP777379	1997-06-01		Applicant
EP810666	1997-12-01		Applicant
EP828287	1998-03-01		Applicant
EP852416	1998-07-01		Applicant
EP875922	1998-11-01		Applicant
EP881669	1998-12-01		Applicant
EP884767	1998-12-01		Applicant
EP926739	1999-06-01		Applicant
EP957522	1999-11-01		Applicant
EP964259	1999-12-01		Applicant
EP964453	1999-12-01		Applicant
EP993027	2000-04-01		Applicant
EP999600	2000-05-01		Applicant
EP1001468	2000-05-01		Applicant
EP1035759	2000-09-01		Applicant
EP1037272	2000-09-01		Applicant
EP1043426	2000-10-01		Applicant
EP1043427	2000-10-01		Applicant
EP1043765	2000-10-01		Applicant
EP1054442	2000-11-01		Applicant
EP1069605	2001-01-01		Applicant
EP1069606	2001-01-01		Applicant
EP1085319	2001-03-01		Applicant
EP1089338	2001-04-01		Applicant
EP1109212	2001-06-01		Applicant
EP1176230	2002-01-01		Applicant
FR2779843	1999-12-01		Applicant
GB1319311	1970-06-01		Applicant
GB2152315	1985-07-01		Applicant
GB2335792	1999-09-01		Applicant
JP52-88354	1977-07-01		Applicant
JP52-89070	1977-07-01		Applicant
JP52-135684	1977-11-01		Applicant
JP54-134554	1979-10-01		Applicant
JP55-87424	1980-07-01		Applicant
JP58-075868	1983-05-01		Applicant
JP58-213412	1983-12-01		Applicant
JP59-044004	1984-03-01		Applicant
JP59-073498	1984-04-01		Applicant
JP59066183	1984-04-01		Applicant
JP60-161635	1985-08-01		Applicant
JP60-210018	1985-10-01		Applicant
JP60-212018	1985-10-01		Applicant
JP61-36981	1986-02-01		Applicant
JP61-63015	1986-04-01		Applicant
JP61-108187	1986-05-01		Applicant
JP62-245205	1987-10-01		Applicant
JP63-34994	1988-02-01		Applicant
JP63-131104	1988-06-01		Applicant
JP63-198365	1988-08-01		Applicant
JP63-289812	1988-11-01		Applicant
JP64-50575	1989-02-01		Applicant
JP64-52329	1989-02-01		Applicant
JP1-102435	1989-04-01		Applicant
JP1-179411	1989-07-01		Applicant
JP1-196809	1989-08-01		Applicant
JP3-149882	1989-11-01		Applicant
JPHE.2-391	1990-01-01		Applicant
JP2051220	1990-02-01		Applicant
JP3-41783	1991-02-01		Applicant
JP3046384	1991-02-01		Applicant
JP3-171617	1991-07-01		Applicant
JP3-188619	1991-08-01		Applicant
JP5-48072	1993-02-01		Applicant
JP5-086477	1993-04-01		Applicant
JP5-152529	1993-06-01		Applicant
JP5150143	1993-06-01		Applicant
JP5221800	1993-08-01		Applicant
JP5-232307	1993-09-01		Applicant
JP5-238894	1993-09-01		Applicant
JP5-243525	1993-09-01		Applicant
JP5-291299	1993-11-01		Applicant
JP6-069490	1994-03-01		Applicant
JP6-232126	1994-08-01		Applicant
JP6-291299	1994-10-01		Applicant
JP6-334168	1994-12-01		Applicant
JP812494	1996-01-01		Applicant
JP9-67193	1997-03-01		Applicant
JP9-82913	1997-03-01		Applicant
JP10-256154	1998-09-01		Applicant
JP10-269842	1998-10-01		Applicant
JP10-303396	1998-11-01		Applicant
JP10-321943	1998-12-01		Applicant
JP11135614	1999-05-01		Applicant
JP11-238683	1999-08-01		Applicant
JP11-260835	1999-09-01		Applicant
JP1294594	1999-11-01		Applicant
JP11340542	1999-12-01		Applicant
JP2000-068466	2000-03-01		Applicant
JP20001645	2000-06-01		Applicant
JP2000-278085	2000-10-01		Applicant
JP2000-349278	2000-12-01		Applicant
JP2000-351692	2000-12-01		Applicant
JP2001-196892	2001-07-01		Applicant
JP2002-9366	2002-01-01		Applicant
WO92/10875	1992-06-01		Applicant
WO93/07647	1993-04-01		Applicant
WO94/03908	1994-02-01		Applicant
WO95/02904	1995-01-01		Applicant
WO97/45827	1997-12-01		Applicant
WO98/05807	1998-01-01		Applicant
WO98/20606	1998-05-01		Applicant
WO99/14797	1999-03-01		Applicant
WO99/14804	1999-03-01		Applicant
WO99/19546	1999-04-01		Applicant
WO99/63580	1999-12-01		Applicant
WO99/67882	1999-12-01		Applicant
WO/06812	2000-02-01		Applicant
WO/16378	2000-03-01		Applicant
WO/33363	2000-06-01		Applicant
WO/48239	2000-08-01		Applicant
WO1/04943(A1)	2001-01-01		Applicant
WO1/16395	2001-03-01		Applicant
WO1/33585	2001-05-01		Applicant
WO1/37330	2001-05-01		Applicant
WO1/59814(A2)	2001-08-01		Applicant
WO1/59820(A1)	2001-08-01		Applicant
WO1/59821(A1)	2001-08-01		Applicant
WO1/59837	2001-08-01		Applicant
WO201648	2002-01-01		Applicant
WO2/03113	2002-01-01		Applicant
WO2/03467	2002-01-01		Applicant
WO2/03480	2002-01-01		Applicant
WO2/08806	2002-01-01		Applicant
WO2/009150	2002-01-01		Applicant
WO2/09160(A2)	2002-01-01		Applicant
WO2/11254	2002-02-01		Applicant
WO2/33385(A2)	2002-04-01		Applicant
WO2/47127(A2)	2002-06-01		Applicant
WO2/50879	2002-06-01		Applicant
WO2/099885	2002-12-01		Applicant
WO3/012874	2003-02-01		Applicant

Non-Patent Literature (179)

Nakagawara et al., Effects of Buffer Layers in Epitaxial Growth of SrTiO3 Thin Film on Si(100), J. Appl. Phys., 78 (12), Dec. 15, 1995, pp. 7226-7230.Applicant
Suzuki et al., “A Proposal of Epitaxial Oxide Thin Film Structures For Future Oxide Electronics,” Materials Science and Engineering B41, (1996), pp. 166-173.Applicant
W. F. Egelhoff et al., “Optimizing GMR Spin Valves: The Outlook for Improved Properties”, 1998 Int'l Non Volatile Memory Technology Conference, pp. 34-37.Applicant
Wang et al., “Processing and Performance of Piezoelectric Films”, Univ. Of MD, Wilcoxon Research Col, and Motorola Labs, May 11, 2000.Applicant
M. Rotter et al., “Nonlinear Accoustoelectric Interactions In GaAs/LiNbO3 Structures”, Applied Physics Letters, Vol. 75(7), Aug. 16, 1999, pp. 965-967.Applicant
K. Sreenivas et al., “Surface Acoustic Wave Propagation on Lead Zirconate Titanate Thin Films,” Appl. Phys. Lett.52 (9), Feb. 29, 1998, pp. 709-711.Applicant
M. Rotter et al., “Single Chip Fused Hybrids for Acousto-Electric and Acousto-Optic Applications,” 1997 Applied Physics Letters, vol. 70(16), Apr. 21, 1997, pp. 2097-2099.Applicant
A. Mansingh et al., “Surface Acoustic Wave Propagation in PZT/YBCO/SrTiO3 and PbTiO3 /YBCO/SrTiO3 Epitaxial Heterostructures,” Ferroelectric, vol. 224, pp. 275-282, 1999.Applicant
S. Mathews et al., “Ferroelectric Field Effect Transistor Based on Epitaxial Perovskite Heterostructures”, Science, vol. 276, Apr. 11, 1997, pp. 238-240.Applicant
R. Houdre et al., “Properties of GaAs on Si Grown by Molecular Beam Epitaxy,”Solid State and Materials Sciences, vol. 16, Issue 2, 1990, pp. 91-114.Applicant
S. F. Fang et al., “Gallium Arsenide and Other Compound Semiconductors on Silicon,”J. Appl. Phys., 68(7), Oct. 1, 1990, pp. R31-R58.Applicant
Carlin et al., Impact of GaAs Buffer Thickness on Electronic Quality of GaAs Grown on Graded Ge/GeSi/Si Substrates, Appl. Phys. Letter, vol. 76, No. 14, Apr. 2000, pp. 1884-1886.Applicant
Ringel et al., “Epitaxial Intergration of III-V Materials and Devices with Si Using Graded GeSi Buffers,” 27th International Symposium on Compound Semiconductors, Oct. 2000.Applicant
Zogg et al., “Progress In Compound-Semiconductor-on-Silicon-Heteroepitaxy with Fluoride Buffer Layers,” J. Eletrochem Soc., vol. 136, No. 3, Mar. 1998, pp. 775-779.Applicant
Xiong et al., “Oxide Defined GaAs Vertical-Cavity Surface-Emitting Lasers on Si Substrates,” IEEE Photonics Technology Letters, vol. 12, No. 12, No. 2, Feb. 2000, pp. 110-112.Applicant
Clem et al., “Investigation of PZT//LSCO//Pt//Aerogel Thin Film Composites for Uncooled Pyroelectric IR Detectors,” Mat. Res. Soc. Symp. Proc., vol. 541, pp. 661-666, 1999.Applicant
Gunapala et al., “Bound-to-Quasi-Bound Quantum-Well Infrared Photodetectors,” NASA Tech Brief, vol. 22, No. 9, Sep. 1998.Applicant
Abhay M. Joshi et al., “Monolithic InGaAs-on-silicon Wave Infrared Detector Arrays,” Intn. Society for Optical Engineering, vol. 2999, pp. 211-224.Applicant
Bruley et al., “Nanostructure and Chemistry of a (100)MgO/(100) GaAs Interface,” Appl. Phys Lett, 65(5), Aug. 1994, pp. 564-566.Applicant
Fork et al., “Epitaxial MgO On Si(001) for Y-Ba-Cu-O Thin Film Growth by Pulsed Laser Deposition,” Appl. Phys Lett., 58(20), May 20, 1991, pp. 2294-2296.Applicant
Himpsel et al., “Dialectrics on Semiconductors,” Materials Science and Engineering, B1(1988), pp. 9-13.Applicant
Li et al., “Epitaxial La 0.67Sr0.33 MnO3 Magnetic Tunnel Junctions,” J. Appl. Phys. 81(8), Apr. 15, 1997, pp. 5509-5511.Applicant
O'Donnell et al., “Colossal Magnetoresistance Magnetic Tunnel Junctions Grown by Molecular-Beam Epitaxy,” Appl. Physics Letters, vol. 76, No. 14, Apr. 3, 2000, pp. 1914-1916.Applicant
Mikami et al., “Formation of Si Epi/MgO-Al2O3Epi./SiO3/Si and its Epitaxial Film Quality,” Fundamental Research Laboratories and Microelectronics Laboratories, pp. 31-34, 1983.Applicant
T. Asano et al., “An Epitaxial Si/Insulator/Si Structure Prepared by Vacuum Deposition of CaF2 and Silicon,” Thin Solid Films, vol. 93 (1982), pp. 143-150.Applicant
T. Chikyow et al., “Reaction and Regrowth Control of CeO2 on Si(111) Surface for the Silicon-On-Insulator Structure,” Appl. Phys. Lett., vol. 65, No. 8, Aug. 22, 1994, pp. 1030-1032.Applicant
J.F. Kang, et al., “Epitaxial Growth of CeO2(100) Films on Si(100) Substrates by Dual Ion Beams Reactive Sputtering,” Solid State Communications, vol. 108, No. 4, pp. 225-227, 1998.Applicant
R.A. Morgan et al., “Vertical-Cavity Surface-Emitting Lasers Come of Age,” SPIE, vol. 2683, pp. 18-29.Applicant
“Technical Analysis of Qualcomm QCP-800 Portable Cellular Phone (Transmitter Circuitry),” Talus Corporation, Qualcomm QCP-800 Technical Analysis Report, Dec. 10, 1996, pp. 5-8.Applicant
Jo-Ey Wong, et al.; “An Electrostatically-Actuated MEMS Switch For Power Applications”; IEEE, 2000; pp. 633-638.Applicant
T. Mizuno, et al.; “Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology”: IEEE Electron Device Letters, vol. 21. No. 5, May 2000; pp. 230-232.Applicant
F.M. Buffer, et al.; “Strain-dependence of electron transport in bulk Si and deep-submicron MOSFET's” Computatural Electronics, 2000, Book of Abstracts, IWCE Glasgow 2000, 7th Int'l Workshop on, 2000; pp. 64-65.Applicant
S.S. Lu, et al.; “Piezoelectric field effect transistor (PEFET) using In0.2Ga0.8As/Al0.35 Ga0.65As/In0.2Ga0.8As/GaAs Strained layer structure on (111)B GaAs substrate”; Electronics Letters, 12TH Ma 1994, vol. 30, No. 10; pp. 823-825.Applicant
Kihong Kim, et al. “On-Chip Wireless Interconnection with Integrated Antennas”; 2000 IEEE; pp. 20.2.1-20.3.4.Applicant
G. Passiopoulos, et al.; “V-Band Single Chip, Direct Carrier BPSK Modulation Transmitter With Integrated Patch Antenna”; 1998 IEEE MTT-S Digest; pp. 305-308.Applicant
Mau-Chung Frank Chang, et al.; “RF/Wireless Interconnect for Inter- and Intra-Chip Communications”; Proceedings of the IEEE, vol. 89, No. 4, Apr. 2001; pp. 456-466.Applicant
The Electronics Industry Report; Prismark; 2001; pp. 111-120.Applicant
J.K. Abrokwah, et al.; “A Manufacturable Complementary GaAs Process”; GaAs IC Symposium, IEEE, 1993; pp. 127-130.Applicant
H. Nagata, “A Preliminary Consideration of the Growth Behaviour of CeO2, SrTiO3 and SrVO3 Films on Si Substrate,” Thin Solid Films, 224, 1993, pp. 1-3.Applicant
Nagata et al., “Heteroepitaxial Growth of CeO2(001) Substrates by Pulsed Laser Deposition in Ultrahigh Vacuum,” Jpn. Jour. Appl. Phys., vol. 30, No. 6B, Jun. 1991, pp. L1136-L1138.Applicant
Kado et al., “Heteroepitaxial Growth of SrO Flims on Si Substrates,” J. Appl. Phys., 61(6), Mar. 15, 1987, pp. 2398-2400.Applicant
H. Ishiwara et al., “Epitaxial Growth of Perovskite Type Oxide Films on Substrates”; Materials Research Symposium Proceedings, vol. 220, pp. 595-600, Apr. 29-May 3, 1991.Applicant
J.K. Abrokwah, et al.; “A Manufacturable High-Speed Low-Power Complementary GaAs Process”; Extended Abstracts of the 1994 International Conference on Solid Stae Devices and Materials, Yokohama, 1994, pp. 592-594.Applicant
C.J. Palmstrom et al.; “Stable and Epitaxial Contacts to III-V Compound Semiconductors”; Contacts to Semiconductors Fundamentals and Technology; Noyles Publications, 1993; pp. 67-150.Applicant
Jayshri Sabarinathat, et al.; “Submicron three-dimensional infrared GaAs/AlxOy-based photonic crystal using single-step epitaxial growth”; Applied Physics Letters, vol. 78, No. 20, May 14, 2001; pp. 3024-3026.Applicant
Philip Ball; “The Next Generation of Optical Fibers”; Technology Review, May 2001; pp. 55-61.Applicant
John D. Joannopoulos, et al.; “Molding the Flow of Light”; Photonic Crystals; Princeton University Press, 1995.Applicant
Thomas F. Krauss, et al.; “Photonic crystals in the optical regime—past, present and future”; Progress in Quantum Electronics 23 (1999) 51-96.Applicant
G. H. Jin, et al.; “PLZT Film Waveguide Mach-Zehnder Electrooptic Modulator”; Journal of Lightwave Technology, vol. 18, No. 6. Jun. 2000; pp. 807-812.Applicant
D.E. Aspnes, et al.; “Steps on (001) silicon surfaces”; J. Vac. Sci. Technol. B, vol. 5, No. 4, Jul./Aug. 1987; pp. 939-944.Applicant
D.M. Newns, et al.; “Mott transition field effect transistor”; Applied Physics Letters, vol. 73, No. 6, Aug. 10, 1998; pp. 780-782.Applicant
Lucent Technologies, Inc. “Arrayed Waveguide Grating Multiplexer/Demultiplexer”; Jan. 2000; 4 pages.Applicant
Hisashi Shichijo, et al.; “Co-Integration of GaAs MESFET and Si CMOS Circuits”; IEEE Electron Device Letters, vol. 9, No. 9, Sep. 1988; pp. 444-446.Applicant
H. Shichijo, et al.; “GaAs MESFET and Si CMOS Cointegration and Circuit Techniques”; 1988 IEEE; GaAs IC Symposium—239-242.Applicant
H. Shichijo, et al.; “Monolithic Process for Co-Integration of GaAs and Silicon Circuits”; 1988 IEEE; pp. 778-781.Applicant
Z.H. Zhu, et al. “Growth of InGaAs multi-quantum wells at 1.3 m wavelength on GaAs compliant substrates”; Applied Physics Letters, vol. 72, No. 20, May 18, 1998; pp. 2598-2600.Applicant
Kurt Eisenbeiser, et al.; “Metamorphic InAlAs/InGaAs Enhancement Mode HEMT's on GaAs Substrates”; IEEE Electron Device Letters, vol. 20, No. 10, Oct. 1999; pp. 507-509.Applicant
Tomonori Nagashima, et al.; “Three-Terminal Tandem Solar Cells With a Back-Contact Type Bottom Cell” Higashifuji Technical Center, Toyota Motor Corporation; 4 pages.Applicant
James Schellenberg, et al.; “Low-Loss, Planar Monolithic Baluns for K/Ka-Band Applications”; 1999 IEEE MTT-S Digest; pp. 1733-1736.Applicant
Arnold Leitner et al.; “Pulsed Laser Deposition of Superconducting Strontium Titanate Thin-Films”; ; Session K11-Thin Films and Borocarbides; Mixed Session, Wednesday Afternoon; Mar. 19, 1997; Room 1202 B, Conv. Center(Abstract).Applicant
R.D. Vispute; “High quality optoelectronic grade epitaxial AIN films on -Al203, Si and 6H-SiC by pulsed laser deposition”; Thin Solid Films 299 (1997), pp. 94-103.Applicant
T. Warren Weeks, et al.; “GaN thin films deposited via organometalic vapor phase epitaxy on (6H)-SiC(0001) using high-temperature monocrystalline AIN buffer layers” 320 Applied Physics Letters, vol. 67, No. 3, Jul. 17, 1995, pp. I401-I403.Applicant
Z. Yu, et al.; “Epitaxial oxide thin films on Si(001)”; J. Vac. Sci. Technol. B. vol. 18, No. 4, Jul./Aug. 2000; pp. 2139-2145.Applicant
Gentex Corporate Website: Photoelectric Smoke Detectors—How They Work; 2001.Applicant
Jeffrey B. Casady, et al.; “A Hybrid 6H-SiC Temperature Sensor Operational from 25 C to 500 C”; IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part A, vol. 19, No. 3, Sep. 1996; pp. 416-422.Applicant
Ronald W. Waynant, et al.; “Optoelectronic Integrated Circuits”; Electro-Optics Handbook, McGraw-Hill, Inc., 1994; Chapter Twenty Seven.Applicant
Antonio Mecozzi, et al.; “The Roles of Semiconductor Optical Amplifiers in Optical Networks”; Optics & Photonics News; Mar. 2001; pp. 37-42.Applicant
D.A. Francis, et al.; “A single-chip linear optical amplifier”; OFC, 2001; Mar. 17-22, 2001.Applicant
G. Vogg et al.; “Epitaxial alloy films of zinti-phase Ca(Si1−xGex)2”; Journal of Crystal Growth 223 (2001); pp. 573-576.Applicant
Peter S. Guilfoyle, et al.; “Optoelectronic Architecture for High-Speed Switching and Processing Applications”; 1998 The Photonics Design and Applications Handbook; pp. H-399-H-406.Applicant
Gerald B. Stringfellow; “Organometallic Vapor-Phase Epitaxy: Theory and Practice”; Departments of Materials Science and Engineering and Electrical Engineering, University of Utah; Academic Press, 1989.Applicant
M.A. Herman, et al.; “Molecular Beam Epitaxy Fundamentals and Current Status”; Springer-Verlag Berlin Heldelberg, 1989, 1996.Applicant
“Integration of GaAs on Si Using a Spinel Buffer Layer”, IBM Technical Bulletin, vol. 30, No. 6, Nov. 1987, p. 365.Applicant
“GainAs Superconducting FET,” IBM Technical Bulletin, vol. 36, No. 8, Aug. 1993, p. 655-656.Applicant
“Epitaxial 3d Structure Using Mixed Spinels,” IBM Technical Bulletin, vol. 30, No. 3, Aug. 1987, p. 1271.Applicant
Moon et al., “Roles of Buffer Layers in Epitaxial Growth of SrTiO3 films on Silicon Substrates,” Japan J of Appl. Phys., vol. 33, Mar. 1994, pp. 1472-1477.Applicant
Yodo et al., GaAs Heteroepitaxcial Growth on Si Substrates with Thin Si Interlayers in situAnnealed at High Temperatures, 8257b Journal of Vacuum Science & Technology, May/Jun. 1995, vol. 13, No. 3, pp. 1000-1005.Applicant
Cuomo et al., “Substrates Effect on the Superconductivity of YBa2Cu3O7 Thin Films,” AIP Conference 1988, pp. 141-148.Applicant
McKee et al., “Crystalline Oxides on Silicon: The First Five Monolayers,” Physical Review Letters, vol. 81, No. 14, Oct. 1998, pp. 3014-3017.Applicant
McKee et al., “Molecular Beam Epitaxy Growth of Epitaxial Barium Silicide, Barium Oxide, and Barium Titanate on Silicon,” 1991 American Institute of Physics, pp. 782-784, Aug. 13, 1991.Applicant
Tambo et al., Molecular Beam Epitaxy Growth of SrTiO3 Films on Si(100)—2×1 with SrO Buffer Layer, Jpn. J. Appl. Phys., vol. 37, 1998, pp. 4454-4459.Applicant
McKee et al., “The MBE Growth and Optical Quality of BaTiO3 and Thin Films on MgO,” Mat. Res. Soc. Symp. Proc., vol. 341, Apr. 1994, pp. 309-314.Applicant
McKee et al., “BaSi2 and Thin Film Alkaline Earth Silicides on Silicon,” Appl. Phys. Lett., 63 (20), Nov. 1993, pp. 2818-2820.Applicant
McKee et al., “Surface Structures and the Orthorhombic Transformation of Thin Film BaSi2 on Silicon,” Mat. Res. Soc. Symp. Proc., vol. 221, pp. 131-136.Applicant
Brian A. Floyd, et al.; “The projected Power Consumption of a Wireless Clock Distrubution System and Comparison to Conventional Distribution Systems”; IEEE, 1999; pp. IITC99-249-IITC99-250.Applicant
Mori et al., “Epitaxial Growth of SrTiO3 Films on Si(100) Substrates Using a Focused Electron Beam Evaporation Method,” Jpn. J. of Apl. Phys., vol. 30, No. 8A, Aug. 1991, pp. L1415-L1417.Applicant
Moon et al., “Growth of Crystalline SrTiO3 Films on Si Substrates Using Thin Fluoride Buffer Layers and Their Electrical Properties,” Jpn. J. of Appl. Phys., vol. 33, (1994), pp. 5911-5916.Applicant
Farrow et al., “Heteroepitaxy of Dissimilar Materials,” Mat. Res. Soc. Symposium Proceedings, vol. 221, pp. 29-34, Apr. 29-May 2, 1991.Applicant
Ishiwara et al., “Heteroepitaxy on Silicon: Fundamentals, Structure, and Devices,” Mat Res. Soc., Symposium Proceedings, vol. 116, pp. 369-374, Apr. 5-8, 1988.Applicant
Douglas B. Chrisey, et al; Pulsed Laser Deposition of Thin Films; pp. 273-285.Applicant
B.A. Block, et al; “Photoluminescence properties of Er3-doped BaTiO3 thin films”; Appl. Phys. Lett. 65 (1), Jul. 4, 1994, pp. 25-27.Applicant
Kevin J. Chen et al; “A Novel Ultrafast Functional Device: Resonant Tunneling High Electron Mobility Transistor”; Electron Devices Meetingk 1996; IEEE Hong Kong; Jun. 29, 1996; pp. 60-63, XP010210167.Applicant
Wenhua Zhu et al.; “Molecular Beam Epitaxy of GaAs on Si-on-Insulator”; 320 Applied Physics Letters 59 Jul. 8, 1991, No. 2; pp. 210-212.Applicant
Umesh K. Mishra et al; “Oxide Based Compound Semiconductor Electronics”;Electron Devices Meeting; 1997; Technical Digest, International; Washington, D.C.; Dec. 7-10, 1997; pp. 545-548.Applicant
J.M. Daughton et al.; “Applications of Spin Dependent Transport Materials”; J. Phys. D. Appl. Phys. 32(1999) R169-R177.Applicant
Wei Zhang et al.; “Stress Effect and Enhanced Magnetoresistance in La0.67Ca0.33MnO3−δ Films”; Physical Review, B. Condensed Matter; American Institute of Physics; vol. 58, No. 21, Part 1; December 1, 1998; pp. 14143-14146.Applicant
Q.-Y. Tong et al.; “IOS-a new type of materials combination for system-on-a-chip preperation”; 1999 IEEE International SOI Conference, Oct. 1999; pp. 104-105.Applicant
T.Kanniainen et al.; “Growth of Dielectric 1hfo2/Ta205 Thin Films Nanolaminate Capacitors By Atomic Layer Epitaxy”; Eletrochemical Society Proceedings, U.S. Electrochemical Society; Pennington, N.J.; Aug. 31, 1997; pp. 36-46.Applicant
Myung Bok Lee; “Heteroepitaxial Growth of BaTiO3 Films on Si by Pulsed Laser Deposition”; Applied Physics Letters; Mar. 13, 1995; pp. 1331-1333.Applicant
Myung Bok Lee; “Formation and Characterization of Epitaxial TiO2 and Ba TiO3/TiO2 Films on Si Substrate”; Japan Journal Applied Physics Letters; vol. 34; 1995; pp. 808-811.Applicant
Gilbert Lecarpentier et al.; “High Accuracy Machine Automated Assembly for Opto Electronics”; 2000 Electronic Components and Technology Conference; pp. 1-4.Applicant
R. Ramesh; “Ferroelectric La-Sr-Co-O/Pb-Zr-Ti-O/La-Sr-Co-O Heterostructures on Silicon via Template Growth”; 320 Applied Physics Letters; 63 Dec. 27, 1993; No. 26; pp. 3592-3594.Applicant
K. Eisenbeiser; “Field Effect Transistors with SrTiO3 Gate Dielectric on Si”; Applied Physics Letters; vol. 76, No. 10; Mar. 6, 2000; pp. 1324-1326.Applicant
Stephen A. Mass; “Microwave Mixers”; Second Edition; 2pp.Applicant
Douglas J. Hamilton et al.; “Basic Integrated Circuit Engineering”; pp. 2; 1975.Applicant
Takeshi Obata; “Tunneling Magnetoresistance at Up to 270 K in La0.8Sr0.2MnO3/SrTiO3/La0.8Sr0.2MnO3 Junctions with 1.6-nm-Thick Barriers”; Applied Physics Letters; vol. 74, No. 2; Jan. 11, 1999; pp. 290-292.Applicant
Wei Zhang et al.; “Enhanced Magnetoresistance in La-Ca-Mn-O Films on Si Substrates Using YbaCuO/CeO2 Heterostructures”; Physica C; vol. 282-287, No. 2003; Aug. 1, 1997; pp. 1231-1232.Applicant
Shogo Imada et al.; “Epitaxial Growth of Ferroelectric YmnO3 Thin Films on Si (111) Substrates by Molecular Beam Epitaxy”; Jpn. J. Appl. Phys. vol. 37 (1998); pp. 6497-6501; Part 1, No. 12A, Dec. 1998.Applicant
Ladislav Pust et al.; “Temperature Dependence of the Magnetization Reversal in Co(fcc)-BN-Co(poly hcp) Structures”; Journal of Applied Physics; vol. 85, No. 8; Apr. 15, 1999, pp. 5765-5767.Applicant
C. Martinez; “Epitaxial Metallic Nanostructures on GaAs”; Surface Science; vol. 482-485; pp. 910-915; 2001.Applicant
Wen-Ching Shih et al.; “Theoretical Investigation of the SAW Properties of Ferroelectric Film Composite Structures”; IEEE Transactions of Ultrasonics, Ferroelectrics, and Frequency Control; vol. 45, No. 2; Mar. 1998; pp. 305-316.Applicant
Zhu Dazhong et al.; “Design of ZnO/SiO2/Si Monolithic Integrated Programmable SAW Filter”; Proceedings of Fifth International Conference on Solid-State and Integrated Circuit Technology; Oct. 21-23, 1998; pp. 826-829.Applicant
Kirk-Othmer Encyclopedia of Chemical Technology; Fourth Edition, vol. 12; Fuel Resources to Heat Stabilizers; A Wiley-Interscience Publication; John Wiley & Sons.Applicant
Joseph W. Goodman et al; “Optical Interconnections For VLSI Systems”; Proceedings of the IEEE, vol. 72, No. 7 Jul. 1984.Applicant
Fathimulla et al.; “Monolthic Integration of InGaAs/InAlAs MODFETs and RTDs on InP-bonded-to Si Substrate”; Fourth International Conference on Indium Phosphide and Related Materials, Newport, RI, USA; Apr. 21-24, 1992 ; pp. 167-170; XP000341253; IEEE, New York, NY, USA; ISBN: 0-7803-0522-1.Applicant
H. Takahashi et al.; “Arrayed-Waveguide Grating For Wavelength Division Multi/Demultiplexer With Nanometre REsolution”; Electronics Letters; vol. 26., No. 2, Jan. 18, 1990.Applicant
Pierret, R.F.; “1/J-FET and MESFET”; Field Effect Devices; MA, Addison-Wesley; 1990; pp. 9-22.Applicant
M. Schreiter, et al.; “Sputtering of Self-Polarized PZT Films for IR-Detector Arrays”; 1998 IEEE; pp. 181-185.Applicant
Hideaki Adachi et al.; “Sputtering Preparation of Ferroelectric PLZT Thin Films and Their Optical Applications”; IEEE Transactions of Ultrasonics, Ferroelectrics and Frequency Control, vol. 38, No. 6, Nov. 1991.Applicant
A.J. Moulson et al.; “Electroceramics Materials Properties Applications”; Chapman & Hall; pp. 366-369.Applicant
P.A. Langjahr et al.: “Epitaxial Growth and Structure of Cubic and Pseudocubic Perovskite Films on Perovskite Substrates”; Mat. Res. Soc. Symp. Proc., vol. 401; 1995 Materials Research Society; pp. 109-114.Applicant
Wang et al.; “Depletion-Mode GaAs MOSFETs with Negligible Drain Current Drift and Hysteresis”; Electron Devices Meeting, 1998, IEDM '98 Technical Digest; pp. 67-70.Applicant
Ben G. Streetman; “Solid State Electronic Devices”; 1990, Prentice Hall; Third Edition; pp. 320-322.Applicant
A.Y. Wu et al.; “Highly Oriented (Pb,La)(Zr,Ti) O3 Thin Films on Amorphous Substrates”; IEEE, 1992; pp. 301-304.Applicant
Timothy E. Glassman et al.; “Evidence for Cooperative Oxidation of MoCVD Precursors Used in BaxSr1−xTiO3 Film Growth”; Mat. Res. Soc. Symp. Proc. vol. 446, 1997 Materials Research Society; pp. 321-326.Applicant
S.N. Subbarao et al.; “Monolithic PIN Photodetector and FET Amplifier on GaAs-os-Si”; IEEE; GaAs IC Symposium-163-166; 1989.Applicant
T.A. Langdo et al.; “High Quality Ge on Si by Epitaxial Necking”; Applied Physics Letters ; vol. 76, No. 25; pp. 3700-3702; Jun. 19, 2000.Applicant
Chenning Hu et al.; Solar Cells From Basics to Advanced Systems; McGraw-Hill Book Company; 1983.Applicant
O.J. Painter et al.; “Room Temperature Photonic Crystal Defect Lasers at Near-Infrared Wavelengths in InGaAsp”; Journal of Lightwave Technology, vol. 17, No. 11; Nov. 1999.Applicant
C. Donn et al.; “A 16-Element, K-Band Monolithic Active Receive Phased Array Antenna”; Antennas and Propagation Society International Symposium, 1988; pp. 188-191, vol. 1; Jun. 6-10, 1988.Applicant
Don W. Shaw; “Epitaxial GaAs on Si: Progress and Potential Applications”; Mat. Res. Soc. Symp. Proc.; pp. 15-30; 1987.Applicant
G.J.M. Dormans, et al.; “PbTiO/3/Thin Films Grown by Organometallic Chemical Vapour Deposition”; Third International Symposium on Intergrated Ferroelectrics; Apr. 3-5, 1991 (Abstract).Applicant
P.J. Borrelli et al.; “Compositional and Structural Propeties of Sputtered PLZT Thin Films”; Ferroelctric Thin Films II Symposium; Dec. 2-4, 1991 (Abstract).Applicant
Ranu Nayak et al.; “Enhanced acoust-optic diffraction efficiency in a symmetric SrRiO3/BaTiO3/SrTiO3 thin-film heterostructure”; Nov. 1, 2000; vol. 39, No. 31; Applied Optics; pp. 5847-5853.Applicant
Ranu Nayak et al.; “Studies on aousto-optical interaction in SrTiO3//BaTiO3/SrTiO3 epitaxial thin film heterostructures”; J. Phys. D: Appl. Phys. 32 (1999) 380-387.Applicant
S.K. Tewksbury et al.; “Cointegration of Optoelectronics and Submicron CMOS”; Wafer Scale Integration; 1993; Proceedings, Fifth Annual IEEE; Jan. 20, 1993; pp. 358-367.Applicant
V. Kaushik et al.; “Device Characteristics of Crystalline Epitaxial Oxides on Silicon”; Device Research Conference, 2000; Conference Digest 58th DRC; pp. 17-20; Jun. 19-21, 2000.Applicant
Katherine Derbyshire; “Prospects Bright for Optoelectronics Volume, Cost Drive Manufacturing for Optical Applications”: Semiconductor Magazine; vol. 3, No. 3; Mar. 2002.Applicant
Alex Chediak et al; “Intergration of GaAs/Si with Buffer Layers and its Impact on Device Integration”; TICS 4, Prof. Sands. MSE 225, Apr. 12, 2002; pp. 1-5.Applicant
S.A. Chambers et al; “Band Discontinuities at Epitaxial SrTiO3/Si(001) Heterojunctions”; Applied Physics Letters; vol. 77, No. 11; Sep. 11, 2000; pp. 1662-1664.Applicant
H. Wang et al.; “GaAs/GaAlAs Power HBTs for Mobile Communications”; Microwave Symposium Digest; 1993 IEEE; vol. 2.; pp. 549-552.Applicant
Y. Ota et al.; “Application of Heterojunction FET to Power Amplifier for Cellular Telephone”; Electronics Letters; May 26, 1994; vol. 30, No. 11; pp. 906-907.Applicant
Keiichi Sakuno et al; “A 3.5W HBT MMIC Power Amplifier Module for Mobile Communications”; IEEE 1994; Microwave and Millimeter-Wave Monolithic Circuits Symposium; pp. 63-66.Applicant
Mitsubishi Semiconductors Press Release (GaAs FET's) Nov. 8, 1999 pp. 1-2.Applicant
R.J. Matyi et al; “Selected Area Heteroepitaxial Growth of GaAs on Silicon for Advanced Device Structures ”; 2194 Thin Solid Films; 181 Dec. 10, 1989; No. 1; pp. 213-225.Applicant
K. Nashimoto et al; “Patterning of Nb, LaOnZr, TiO3 Waveguides for Fabricating Micro-Optics Using Wet Etching and Solid-Phase Epitaxy”; Applied Physics Letters; vol. 75, No. 8; Aug. 23, 1999; pp. 1054-1056.Applicant
Bang-Hung Tsao et al; “Sputtered Barium Titanate and Barium Strontium Tatanate Films for Capacitor Applications”; Applications of Ferroelectrics, 2000; Proceedings of the 2000 12th International Symposium on vol. 2; pp. 837-840.Applicant
Man Fai Ng et al; “Heteroepitaxial growth of lanthanum aluminate films derived from mixed metal nitrates”; Journal of Materials Research; vol. 12, No. 5; pp. 1306.Applicant
Yuji Matsumoto et al.; “Room-Temperature Ferromagnetism in Transparent Transition Metal-Doped Titanium Dioxide”; Science; Feb. 2, 2001; vol. 291; pp. 854-856.Applicant
S.A. Chambers et al.; “Epitaxial Growth and Properties of Ferromagnetic Co-Doped TiO2 Anatase”; Applied Physics Letters; vol. 79. No. 21; Nov. 19, 2001; pp. 3467-3469.Applicant
Charles Kittle; “Introduction to Solid State Physics”; John Wiley & Sons, Inc. Fifth Edition; pp. 415.Applicant
Chyuan-Wei Chen et al; “Liquid-phase epitaxial growth and characterization of InGaAsP layers grown on GaAsP substrates for application to orange light-emitting diodes”; 931 Journal of Applied Physics; 77 Jan. 15, 1995, No. 2; Woodbury, NY, US; pp. 905-909.Applicant
W. Zhu et al. ; “Oriented diamond films grown on nickel substrates”; 320 Applied Physics Letters; 63 Sep. 1993, No. 12, Woodbury, NY, US; pp. 1640-1642.Applicant
M. Shreck et al.; “Diamond/Ir/SrTiO3: A material combination for improved heteroepitaxial diamond films”; Applied Physics Letters; vol. 74, No. 5, Feb. 1, 1999; pp. 650-652.Applicant
Yoshihiro Yokota et al.; “Cathodoluminescence of boron-doped heteroepitaxial diamond films on platinum”; Diamond and Related Materials 8(1999); pp. 1587-1591.Applicant
J.R. Busch et al.; “Linear Electro-Optic Response in Sol-Gel PZT Planar Waveguide”; Electronics Letters; Aug. 13, 1992; vol. 28, No. 17; pp. 1591-1592.Applicant
R. Droopad et al.; “Epitaxial Oxide Films on Silicon: Growth, Modeling and Device Properties”; Mat. Res. Soc. Symp. Proc. vol. 619; 2000 Materials Research Society; pp. 155-165.Applicant
H. Ohkubo et al.; “Fabrication of High Quality Perovskite Oxide Films by Lateral Epitaxy Verified with RHEED Oscillation”; 2419A Int. Conf. on Solid State Devices & Materials, Tsukuba, Aug. 26-28, (1992); pp. 457-459.Applicant
Lin Li; “Ferroelectric/Superconductor Heterostructures”; Materials Science and Engineering; 29 (2000) pp. 153-181.Applicant
L. Fan et al.; “Dynaamic Beam Switching of Vertical-Cavity Surface-Emitting Lasers with Integrated Optical Beam Routers”; IEEE Photonics Technology Letters; vol. 9, No. 4; Apr. 4, 1997; pp. 505-507.Applicant
Y. Q. Xu et al.; “(Mn, Sb) dropped-Pb(Zr, Ti)03 infared detector arrays”; Journal of Applied Physics; vol. 88, No. 2; Jul. 15, 2000; pp. 1004-1007.Applicant
Kiyoto Kato et al.; “Reduction of dislocations in InGaAs using epitaxial lateral overgrowth”; 2300 Journal of Crystal Growth 115 (1991) pp. 174-179; Dec. 1991.Applicant
Peter Weiss; “Speed demon gets hooked on silicon”; Science News Online; Sep. 15, 2001; pp. 1-3.Applicant
“Motorola Develops New Super-Fast Chip”; USA Today; Sep. 4, 2001.Applicant
Lori Valigra; “Motorola Lays GaAs on Si Wafer”; AsiaBizTech; Nov. 2001, pp. 1-3.Applicant
“Holy Grail! Motorola Claims High Yield GaAs Breakthrough”; Micromagazine.com no date available; pp. 1-3.Applicant
Jong-Gul Yoon; “Growth of Ferroelectric LiNbO3 Thin Film on MgO-Buffered Si by the Sol-Gel Method”; Journal of the Korean Physical Society (Proc. Suppl.); vol. 29, Nov. 1996; pp. S648-S651.Applicant
V. Bornand et al.; “Deposition of LiTaO3 thin films by pyrosol process”; Thin Solid Films 304 (1997); pp. 239-244.Applicant
R. Droopad et al.; “Development of high dielectric constant epitaxial oxides on silicon by molecular beam epitaxy”; Materials Science and Engineering B87 (2001); pp. 292-296.Applicant
A.K. Sharma et al.; “Intrgration of Pb(Zr0.52Ti0.48)O3 epilayers with Si by domain epitaxy”; Applied Physics Letters, vol. 76, No. 11; Mar. 13, 2000; pp. 1458-1460.Applicant
Dwight C. Streit et al; “High Reliabilty GaAs-AlGaAs HBT's by MBE with Be Base Doping and InGaAs Emitter Contacts”; 8179 Ieee Electron Device Letters; Sep. 12, 1991, No. 9, New York, US.Applicant
C. Y. Hung et al; “Piezoelectrically induced stress tuning of electro-optic devices”; 320 Applied Physics Letters; 59Dec. 30, 1991, No. 27, New York, US.Applicant
J. Piprek; “Heat Flow Analysis of Long-Wvelength VCSELs with Various DBR Materials”; University of Delaware, Materials Science, Newark, DE, 19716-3106; Oct. 31, 1994; pp. 286-287.Applicant
P. Mackowiak et al.; “Some Aspects of designing an efficient nitride VCSEL resonator”; J. Phys. D: Appl. Phys. 34(2001); pp. 954-958.Applicant
M.R. Wilson et al.; GaAs-On-Si: A GaAs IC Manufacturer's Perspective; GaAs IC Symposium, IEEE, 1988; pp. 243-246.Applicant
Y. Kitano et al.; “Thin film crystal growth of BaZrO3 at low oxygen partial pressure”; Journal of Crystal Growth 243 (2002); pp. 164-169.Applicant
M.E. Hawley; et al; “Microstructual Study of Colossal Magneto-Resistive Films As a Function of Growth Temperature, As Deposited and Annealed”; 401, 1996; pp. 531-536.Applicant
Yi W. et al; “Mechanism of cleaning Si (100) surface using Sr and SrO for the growth of crystalline SrTiO/sub 2/films”Journal of Vacuum Science & Technology, vol. 20, No. 4, Jul. 2002 pp. 1402-1405.Applicant
Xiaming Hu et al; “Sr/Si template formation for the epitaxial growth of SrTiO/sub 3/on silicon” Materials Research Society Proceedings, vol. 716, 2002, pp. 261-266.Applicant