US 6,897,698 B1Grant
Phase shifting and PWM driving circuits and methods
Issue Date:2005-05-24
•4 Claims
•17 Drawing Sheets
Abstract
The present invention provides an inverter controller comprising a drive circuit that generates a plurality of switch drive signals for inverter applications. In some exemplary embodiments, the drive circuit operates by reversing the command level of an error signal. In other embodiments, the drive circuit operates by using a half period of a sawtooth signal. In still other embodiments, the drive circuit operates by using a double period opposite shifting pulses method. The present invention also provides a PWM signal generator circuit that generates periodic PWM switch drive signals symmetrical to the minimum or maximum of a sawtooth waveform.
Metadata
Assignee
- O2Micro International Limited
Inventors
- Virgil Ioan Gheorghiu
- Da Liu
Application Information
Application Number:US 10/448,496
Filing Date:2003-05-30
Priority Date:2003-05-30
Art Unit:2816
Patent Drawings (17 sheets)
Description
Field of the Invention
[0001] The present invention relates to driving techniques for inverter circuits, and more particularly to phase-shifting and PWM circuits and methods used for driving circuitry in full bridge and half bridge inverter applications.
Background of the Invention
[0002] FIG. 1 shows the schematic of the “H” bridge switches A, B, C and D and the associated load. The four pulses used to command the “H” bridge are rectangular, have d=50% duty cycle and two of them (A or B and C or D) are Phase shifted with respect to a corresponding switch to adjust the on-times of corresponding switches (i.e., A and D, or B and C) to thereby adjust power delivered to the load. The four pulses can also be pulse-width modulated signals. The sequence to command the four switches allows the current to flow in first diagonal (A/D), discharges the energy accumulated in load, allows the current to flow in second diagonal (B/C), and discharges the energy accumulated in load. It then repeats the above sequence for the next cycle. The current flow on A/D or B/C diagonal during the overlap time (i.e., phase) between the switch A and switch D respectively switch B and switch C dictates power delivered to the load.
Summary of the Invention
[0003] In one aspect, the present invention provides numerous exemplary phase shifting techniques for generating a phase shift between the switches in an H-Bridge circuit.
[0004] In one exemplary embodiment, an inverter controller is provided comprising a drive circuit that generates a plurality of switch drive signals by reversing the command level of an error signal, said drive circuit comprising:
[0005] an oscillator circuit generating a first and second complimentary clock pulses and a sawtooth signal;
[0006] a break-before-make circuit receiving said first and second complimentary clock pulses and generating a first and second switch drive signals;
[0007] a first comparator comparing an error signal and said sawtooth signal, and a second comparator comparing a compliment of said error signal and said sawtooth signal; and
[0008] a phase generating circuit receiving the outputs of said first and second comparators and generating a third and fourth drive switch drive signals, said third and fourth switch drive signals having a phase with respect to said first and second switch drive signals, respectively, said phase determined by said error signal.
[0009] In another exemplary embodiment, an inverter controller is provided comprising a drive circuit that generates a plurality of switch drive signals using a half period of a sawtooth signal, said drive circuit comprising:
[0010] an oscillator circuit generating a first and second complimentary clock pulses;
[0011] a floating capacitor coupled to said oscillator circuit and generating a half period sawtooth signal;
[0012] a break-before-make circuit receiving said first and second complimentary clock pulses and generating a first and second switch drive signals;
[0013] a comparator comparing an error signal and said half period sawtooth signal; and
[0014] a phase generating circuit receiving the output of said comparator and generating a third and fourth drive switch drive signals, said third and fourth switch drive signals having a phase with respect to said first and second switch drive signals, respectively, said phase determined by said error signal.
[0015] In still another exemplary embodiment, an inverter controller is provided comprising a drive circuit that generates a plurality of switch drive signals using a double period opposite shifting pulses method, said drive circuit comprising:
[0016] an oscillator circuit generating a square wave clock pulse and a sawtooth signal;
[0017] a comparator comparing said sawtooth signal to an error signal;
[0018] a first edge detector receiving the output of said first comparator and generating a first clock pulse upon a transition of said output of said first comparator;
[0019] a first flip flop circuit receiving said square wave clock pulse and said clock pulse and generating a first and second switch drive signals;
[0020] an inverter receiving the output of said comparator and generating an inverted output signal;
[0021] a second edge detector receiving the output of said inverter and generating a second clock pulse upon a transition of said output signal of said inverter;
[0022] a second flip flop circuit receiving said square wave clock pulse and said second clock pulse and generating a third and fourth switch drive signals;
[0023] said third and fourth switch drive signals having a phase with respect to said first and second switch drive signals, respectively, said phase determined by said error signal.
[0024] In another aspect, the present invention provides a PWM signal generator circuit generating periodic PWM switch drive signals symmetrical to the minimum or maximum of a sawtooth waveform, said generator circuit comprising:
[0025] an oscillator circuit generating a square wave clock signal and a symmetrical sawtooth signal;
[0026] a MINMAX circuit generating a signal proportional to an input error signal that is clamped between a predefined minimum and maximum value;
[0027] a comparator circuit receiving the output of said MINMAX circuit and said sawtooth signal and generating a PWM signal having a duty cycle determined by the value of said error signal;
[0028] a flip flop circuit receiving said clock signal and generating a pulse signal and a complimentary pulse signal;
[0029] a first gate receiving said PWM signal and said pulse signal and generating a first switch drive signal; and
[0030] a second gate receiving said PWM signal and said complimentary pulse signal.
[0031] It will be appreciated by those skilled in the art that although the following Detailed Description will proceed with reference being made to preferred embodiments and methods of use, the present invention is not intended to be limited to these preferred embodiments and methods of use. Rather, the present invention is of broad scope and is intended to be limited as only set forth in the accompanying claims.
[0032] Other features and advantages of the present invention will become apparent as the following Detailed Description proceeds, and upon reference to the Drawings, wherein like numerals depict like parts, and wherein:
Brief Description of the Drawings
[0033] FIG. 1 is a diagram of a conventional H-bridge inverter topology;
[0034] FIG. 2 is one exemplary driving circuit topology for generating phase-shifted pulse signals to control switches in an H-Bridge circuit;
[0035] FIG. 3 is another exemplary driving circuit topology for generating phase-shifted pulse signals to control switches in an H-Bridge circuit;
[0036] FIG. 4 is another exemplary driving circuit topology for generating phase-shifted pulse signals to control switches in an H-Bridge circuit;
[0037] FIG. 5 is another exemplary driving circuit topology for generating phase-shifted pulse signals to control switches in an H-Bridge circuit;
[0038] FIG. 6 is one exemplary PWM signal generator circuit;
[0039] FIG. 7 is a timing diagram for the circuit of FIG. 6 ;
[0040] FIG. 8 is another timing diagram for the circuit of FIG. 6 ;
[0041] FIG. 9 is another exemplary PWM signal generator circuit;
[0042] FIG. 10 is another exemplary PWM signal generator circuit;
[0043] FIG. 11 is another exemplary PWM signal generator circuit;
[0044] FIG. 12 is a timing diagram for the circuit of FIG. 11 ;
[0045] FIGS. 13A , 13B, and 13C depicts exemplary circuits for phase shifting and edge triggers;
[0046] FIG. 14 depicts another exemplary driving circuit topology for generating phase-shifted pulse signals to control switches in an H-Bridge circuit;
[0047] FIG. 15 depicts exemplary driving circuit topology for generating phase-shifted pulse signals to control switches in an H-Bridge circuit; and
[0048] FIGS. 16 a-16m depict timing diagrams for the circuits of FIGS. 14 and 15.
Detailed Description of Exemplary Embodiments
[0049] The following Detailed Description describes embodiments related to driving circuits for an H-Bridge circuit and pulse width modulator circuits for both full bridge (H-Bridge) and half bridge inverter topologies. It is to be understood at the outset that one skilled in this art is familiar with inverter topologies of this type, as provided in, for example, U.S. Pat. No. 6,259,615, hereby incorporated by reference.
I. Driving Circuits Using Phase Shifting Techniques
A. Reversing the Saw Tooth Waves of the Oscillator
[0050] FIG. 2 depicts a first exemplary driving circuit 10. An oscillator circuit 12 generates rectangular pulse driving signals CLK and CLK′. Pulses A and B are obtained by applying the CLK and CLK′ through the break before make (BBM) block 14. These two pulses have 50% duty cycle. The BBM circuitry 14 has the function of not allowing the switches “A” and “B”, and “C” and “D” to turn ON simultaneously, i.e. to short-circuit the supply voltage rails, and such circuitry is well understood in the art.
[0051] The oscillator capacitor, CT, is charged and discharged by a current source (not shown), so that its voltage is swinging between an upper limit (Vpeak) and a lower limit (Vvalley). The resulting signal is a sawtooth waveform. The charging and discharging currents can be equal or unequal. This signal is processed through a buffer 16 and a differential amplifier circuit 18 (comprising an operational amplifier OA and two equal resistors, R) to yield V′CT, a reversed saw tooth signal.
V′CT=2Vref−VCT
V′CT=2Vref−VCT
[0052] Where the Vref is set as:
Vref=(Vpeak−Vvalley)/2
Vref=(Vpeak−Vvalley)/2
[0053] Two comparators, COMP1 (20) and COMP2 (22) are used to obtain the drive signals C and D. COMP1 compares the reverse saw tooth signal, (V′CT), with the slowly changing EA voltage. COMP2 compares the saw tooth signal (VCT), with the slowly changing EA voltage. The EA signal is a DC signal generated by, for example, voltage and/or current feedback from a load driven by the H-Bridge circuit. EA is utilized to command the phase shift. Preferably, the value of EA is kept between Vpeak and Vvalley, which represent the upper and lower peaks of the saw tooth signal. The intersection of the EA signal and the sawtooth signals generally defines the time shifted pulses of the C and D which in turn, in conjunction with B and D pulses determines the amount of power delivered by the switches to the load. The comparator outputs are applied to phase shift pulse generator circuit ζ and BBM 24 in order to obtain the second pair, phase shifted of pulses, C and D, which command the switches of the second diagonal. These pulses also have a d=50% duty cycle.
[0054] Those skilled in the art will recognize that break before make circuitry is well understood in the art. An exemplary circuit topology for the ζ & BBM block 24 is depicted in FIG. 13A. This circuit provides a phase shift between the driving signals A and D and driving signals B and C. The value of the phase shift ζ is determined by the feedback signal EA, as described above. The circuit receives the outputs of COMP1 and COMP2. The outputs of COMP1 and COMP2 are applied to NEG1 and NEG2 blocks, respectively. The output of COMP1 will changes states from high to low when V′CT exceeds the EA. When this change of state occurs, NEG1 block produces a short positive pulse signal. A similar operation occurs for COMP2 and NEG2 blocks. FIG. 13C depicts an exemplary circuit diagram of the NEG1 or NEG2 circuit blocks, and will be readily understood by those skilled in the art. An RS flip-flop receives the pulses generated by NEG1 and NEG2 and produces the complementary driving signals C and D at the output (Q and QB). The circuit 24 also prevents drive signals C and D from operating simultaneously. This exemplary embodiment of FIG. 2 has been implemented in the OZ960 inverter controller chipset manufactured by O2Micro International Limited.
B. Reversing the Command Level of Overlap Time
[0055] FIG. 3 depicts a second exemplary driving circuit 30. As shown in FIG. 3 , pulses A and B are obtained by applying the CLK and CLK′ through the break before make (BBM) block 14. These two pulses have 50% duty cycle (d=50%). The BBM circuitry 14 has the function of not allowing the switches A and B, and C and D to turn ON simultaneously, i.e. to short-circuit the supply voltage rails. The oscillator capacitor, CT, is charged and discharged by a current source, so that its voltage is swinging between an upper limit (peak value) and a lower limit (valley value). The constant charging and discharging currents can be equal or unequal.
[0056] The continuous EA DC voltage is processed through a buffer 32 and a differential amplifier 34 to yield EA′, the reversed slowly variable continuous voltage:
EA′=2Vref−EA
EA′=2Vref−EA
[0057] Where Vref is set as:
Vref=(Vpeak=Vvalley)/2
Vref=(Vpeak=Vvalley)/2
[0058] Two comparators COMP136 and COMP238 are used to obtain the drive signals C and D. COMP1 compares the saw tooth signal with the slowly changing EA voltage. COMP2 compares the saw tooth signal, VCT, with the slowly changes EA′ voltage. Let EA be the output voltage of Error Amplifier of a feedback loop. EA commands the phase shift. The value of EA is kept between Vpeak and Vvalley. The comparator outputs are applied to phase shift pulse block, ζ and BBM 24 in order to obtain the second pair of phase shifted pulses, C and D, which command the switches of the second diagonal. These pulses also have a d=50% duty cycle. The description of the block 24 is set forth above.
[0059] This exemplary embodiment of FIG. 3 has been implemented in the OZ9001 chipset manufactured by O2Micro International Limited.
C. Double-period Saw Tooth Method
[0060] FIG. 4 depicts another exemplary driving circuit 40. In this embodiment, as shown in FIG. 4 , the oscillator signal period is multiplied by two using the flip-flop circuitry FF142. Pulses A and B is obtained by applying the CLK and CLK′ through the break before make (BBM) block 14. These two pulses have 50% duty cycle. The BBM circuitry has the function of not allowing the switches A and B; C and D to turn ON simultaneously, i.e. not to short-circuit the supply voltage rails.
[0061] The oscillator capacitor, CT, is charged and discharged by current sources, so that its voltage waveform is swinging between an upper limit (peak value) and a lower limit (valley value). The charging and discharging currents can be equal or unequal. One comparator, COMP144, is used to obtain drive signal C and D. It compares the saw tooth VCT signal to the EA voltage. Let EA be the output voltage of the Error Amplifier of a feedback loop. EA commands the value of the phase shift. The value of EA is kept between Vpeak and Vvalley. The output of the comparator is applied to the phase shift pulse block 25 (ζ and the BBM block 25) in order to obtain the second pair of phase shifted pulses, C and D, which command the switches of the second diagonal. These pulses also have a d=50% duty cycle.
[0062] Those skilled in the art will recognize that break before make circuitry is well understood in the art. An exemplary circuit topology for the ζ & BBM block 25 is depicted in FIG. 13B. This circuit provides a phase shift between the driving signals A and D and driving signals B and C. The value of the phase shift ζ is determined by the feedback signal EA, as described above. The comparator 44 changes states from low to high when the Vct signal exceeds the EA signal. A NEG block (FIG. 13B ) receives the output of the comparator via INV1 and produces a pulse signal when the output of the comparator changes states from low to high. This process is described above with reference to FIG. 13C. A D-type flip flop is used to generate the complementary C and D signals, using the output of the NEG block via INV2 as a clock input, the clock signal and a reset signal. This embodiment has been implemented in the OZ961 inverter controller manufactured by O2Micro International Limited.
D. Half-period Saw Tooth Method
[0063] FIG. 5 depicts another exemplary driving circuit 50. In this embodiment, as shown in FIG. 5 , the oscillator capacitor CT is floating and each side of the capacitor is alternatively charged and discharged by current sources, so that its voltage is swinging between upper limit (peak value) and lower limit (valley value). This means that during one half period one side is charged and discharged while the second side is kept at constant voltage. The next half period the function is vice versa.
[0064] Pulses A and B are obtained applying the CLK and CLK′ through the break before make (BBM) block 14. These two pulses have d=50% duty cycle. The BBM circuitry has the function of not allowing the switches A and B; C and D to turn ON simultaneously, i.e. not to short-circuit the supply voltage rails. Refer to FIG. 5 COMP1. This comparator is used to obtain drive signal C and D. It compares the saw tooth VCT signal of one side of the capacitor to the slowly changing EA voltage. Let EA be the output voltage of Error Amplifier of a feedback loop. The value of EA is kept between Vpeak and Vvalley. The intersection of EA signal and the sawtooth signals defines the time shifted pulses of C and D. The output of the comparator is applied to phase shift pulse former, ζ and BBM in order to obtain the second pair of phase shifted pulses, C and D, which command the switches of the second diagonal. These pulses also have a d=50% duty cycle.
E. Double Period Opposite Shifting Pulses Method
[0065] FIG. 14 depicts another exemplary driving circuit 140. As shown, the oscillator 12 generate symmetrical saw tooth, CT, and rectangular pulses have 50% duty cycle. The oscillator capacitor is charged and discharged by constant current sources, so that its voltage is swinging between an upper limit (peak value) and a lower limit (valley value). The period of rectangular pulses (CLK) is twice the saw tooth period (double). Let EA is the output voltage of Error Amplifier of a feedback loop. One comparator, COMP1, is used to obtain drive signal A and B. It compares the saw tooth signal to the slowly changing EA voltage. The non-inverting input of COMP1 is connected to CT and the inverting input to EA. An edge detector 146 receives the output of the comparator 142 and generates a clock pulse “CK” for FF1 flip-flop upon a transition from high to low.
[0066] As depicted in FIG. 16 a, EA is kept between Vpeak and Vvalley. FIG. 16 depicts three cases: for EA value close to the valley value of saw tooth (16b-e), EA equal to the middle value (16f-i) and under a peak value of saw tooth (16j-m). The clock pulse “CK” for FF1 flip-flop 152 are illustrate on timing diagram 16b, 16f and 16j. For this “RED” channel these pulses are shifted on the left side if EA value increase from the valley to the peak value. The term “left shifted” or “right shifted” is refer to saw tooth (as timing reference). Using these shifted pulses and CLK pulses; FF1 flip-flop will provide “A&B” 50% duty cycle pulses.
[0067] The break before make (BBM) block has the function of not allowing the vertical switches “A” and “B” (or “C” and “D”) to turn ON simultaneously, i.e. not short-circuit the supply voltage rails. The BBM 14 provides “A and “B” non-overlapping pulses for A and B switches.
[0068] In order to obtain the second pair of phase-shifted pulses, C and D, which command the switches of the second diagonal, the second channel, BLUE, use the same blocks: one comparator (COMP2) one EDGE DETECTOR 148, one flip-flop FF2156, and one BBM 14. The inputs of COMP2 are connected reverse as for COMP1, i.e. the non-inverting input is connected to EA while the inverting input to CT. An edge detector 148 receives the output of the comparator 144 and generates a clock pulse “CK” for FF2 flip-flop upon a transition from high to low. As shown in FIG. 16 a, EA is kept between Vpeak and Vvalley. The drawing illustrates three cases: for EA value close to the valley value of saw tooth, EA equal to the middle value and under a peak value of saw tooth. The clock pulse “CK” for FF2 flip-flop are illustrate on timing diagram 16c, 16g and 16k. For this “BLUE” channel these pulses are shifted on the right side if EA value increase from the valley to the peak value. The FF2 flip-flop will provide “C&D” 50% duty cycle pulses. The BBM circuitry has the function of not allowing the switches “C” and “D” to turn ON simultaneously, i.e. not to short-circuit the supply voltage rails.
[0069] FIG. 15 depicts another circuit diagram 150. COMP2 is omitted and between the RED and BLUE wires an inverter gate 156 is connected. This circuit functions similarly to the earlier description of circuit 140. If the gate is a NOR gate or another type the C and D output pulses are dependent.
[0070] As shown in FIGS. 16 d, 16e; 16h, 16i; and 16l, 16m for A and D pulses which command the switches A (PMOS transistor) and D (NMOS transistor), (one diagonal of the bridge circuit), the current generated varies from minimum value (minimum overlap) to maximum value (corresponding to maximum overlap). The overlap for A/D diagonal increase from minimum to maximum, symmetrical to the left and to the right of one CT valley value. The B and C pulses command the switches B respectively C and they are generated symmetrical to the next CT valley value, i.e. on each valley of CT one diagonal allow the current to flow through load.
[0071] The exemplary embodiment of FIG. 14 has been implemented in the OZ964 and FIG. 15 in the OZ964B, both of which are manufactured and sold by O2Micro International Limited.
II. Pulse Width Modulated Techniques
PWM Generator for Full and Half Bridge Inverter Switches
[0072] FIG. 6 depicts a PWM generator circuit 60 according to the present invention the principle of PWM generator. In this embodiment, the PWM circuit 60 generates periodical PWM signal symmetrical to the VALLEY (or PEAK) of a sawtooth waveform. The OSCILLATOR (1) and its associated component CT capacitor (2) and RT (3) resistor provide a symmetrical sawtooth waveform to the PWM COMPARATOR (4) input. The VEA voltage (Error Amplifier output voltage) is applied to the second input of PWM comparator, via the MINMAX block (8). At the output of PWM comparator the pulses are Width Modulated as a function of voltage VEA. These pulses and the pulses obtained at the FLIP-FLOP (5) outputs, “Q” and “QB” are combined by gate (6) and gate (7). In the exemplary embodiment, but not required, the output of these gates, “CH1” and “CH2”, are disabled until the SAWTOOTH FIRST PEAK DETECTOR (9) enables the PWMCOMP (4) and the FLIP-FLOP (5). This can prevent no-predictable transient status of the outputs (“CH1” and “CH2”) during the rising time of “CT” voltage from zero to VALLEY-PEAK operating range.
[0073] This embodiment has been implemented in the OZ9RR; OZ9RR2 and OZ9RR4 inverter controller manufactured by O2Micro International Limited.
[0074] The MINMAX block 8 includes a “window” function. Two reference voltages are applied 1o this block: MIN. voltage and MAX. voltage (the MIN value is lower than the MAX, value): The MINMAX block logically operates as follows:
[0075] If VEA is lower than MIN. voltage than the output voltage of this block is equal to MIN. value;
[0076] If VEA is higher than the MIN voltage but lower than MAX, voltage than the output voltage is equal to VEA;
[0077] If VEA is higher than the MAX.voltage, than the output voltage of MINMAX block is equal to MAX.
[0078] Using the MINAX block the EA signal is kept between MIN and MAX voltage. The Min and MAX voltage can be equal to the valley and the peak of saw tooth.
[0079] The circuit can generate PWM pulses symmetrical to the VALLEY of the saw tooth signal. “CH1” and “CH2” pulses are interleaved in time, as shown in FIG. 7. Alternatively, the “CH1” and “CH2” pulses can be generating symmetrical to the PEAK of the saw tooth, as shown in FIG. 8.
[0080] Adding adequate power drivers to the basic schematic shown in FIG. 9 for the switches used in half bridge inverter configuration, the schematic 90 shown in FIG. 9 generates PWM pulses to these switches, function of VEA voltage.
[0081] A full bridge configuration 100 is shown in FIG. 10 , with the addition of inverters and adequate power drivers (DRV), as is well understood in the art. In this case the bridge configuration consists of two NMOS and two PMOS transistors. The VEA is clamped HIGH at a value lower than PEAK value. In this manner, before make (BBM) circuitry (described above) can be omitted. This configuration is called “hard switching” method, as is understood in the art, and the energy accumulated in the load is discharged through body diode (not shown) of MOS transistors.
[0082] A “soft switching” application for an “H” bridge configuration 110 using two NMOS and two PMOS transistors is shown in FIG. 11. Introducing two BBM blocks (as shown), the switching sequence of switches MPA; MNB; MPC and MND perform the following functions: allows the current to flow in the MPA-MND diagonal, MPA and MPC discharge the energy accumulated in load, allows the current to flow in MPC-MNB diagonal; and MPA MPC discharges the energy accumulated in load. FIG. 12 shows an example of timing diagram for the circuit 110 of FIG. 11.
[0083] Those skilled in the art will recognize numerous modifications to the present invention, and all such modifications are deemed within the spirit and scope of the present invention, as defined by the claims.
Claims
1. An inverter controller comprising a drive circuit that generates a plurality of switch drive signals by reversing the command level of an error signal, said drive circuit comprising:
an oscillator circuit generating a first and second complimentary clock pulses and a sawtooth signal;
a break-before-make circuit receiving said first and second complimentary clock pulses and generating a first and second switch drive signals;
a first comparator comparing an error signal and said sawtooth signal, and a second comparator comparing a compliment of said error signal and said sawtooth signal; and
a phase generating circuit receiving the outputs of said first and second comparators and generating a third and fourth drive switch drive signals, said third and fourth switch drive signals having a phase with respect to said first and second switch drive signals, respectively, said phase determined by said error signal.
2. An inverter controller as claimed in claim 1, said drive circuit further comprising a differential amplifier circuit receiving said error signal and a reference signal and generating said compliment of said error signal.
3. An inverter controller as claimed in claim 1, wherein said error signal is feedback signal indicative of a current or voltage condition at a load coupled to said inverter controller.
4. An inverter controller as claimed in claim 1, said switch drive signals controlling the conduction states of switches associated with a full bridge inverter.
Patent Citations (112)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3855520(A) | 1974-12-01 | Stich | Examiner |
| US4017744(A) | 1977-04-01 | Johnson | Examiner |
| US4050006(A) | 1977-09-01 | Stich | Examiner |
| US4247890(A) | 1981-01-01 | Cutler et al. | Examiner |
| US4258416(A) | 1981-03-01 | Walker et al. | Examiner |
| US4418406(A) | 1983-11-01 | Ogawa | Examiner |
| US4461980(A) | 1984-07-01 | Nilssen | Applicant |
| US4535399(A) | 1985-08-01 | Szepesi | Applicant |
| US4541041(A) | 1985-09-01 | Park et al. | Applicant |
| US4727469(A) | 1988-02-01 | Kammiller | Applicant |
| US4763239(A) | 1988-08-01 | Ball | Applicant |
| US4794506(A) | 1988-12-01 | Hino et al. | Applicant |
| US4814962(A) | 1989-03-01 | Magalhes et al. | Applicant |
| US4833584(A) | 1989-05-01 | Divan | Applicant |
| US4855888(A) | 1989-08-01 | Henze et al. | Applicant |
| US4860189(A) | 1989-08-01 | Hitchcock | Applicant |
| US4864483(A) | 1989-09-01 | Divan | Applicant |
| US4912622(A) | 1990-03-01 | Steigerwald et al. | Applicant |
| US4935857(A) | 1990-06-01 | Nguyen et al. | Applicant |
| US4952849(A) | 1990-08-01 | Fellows et al. | Applicant |
| US4953068(A) | 1990-08-01 | Henze | Applicant |
| US4992919(A) | 1991-02-01 | Lee et al. | Applicant |
| US5012058(A) | 1991-04-01 | Smith | Applicant |
| US5017800(A) | 1991-05-01 | Divan | Applicant |
| US5027263(A) | 1991-06-01 | Harada et al. | Applicant |
| US5027264(A) | 1991-06-01 | Dedoncker et al. | Applicant |
| US5105127(A) | 1992-04-01 | Lavaud et al. | Applicant |
| US5113334(A) | 1992-05-01 | Tuson et al. | Applicant |
| US5132888(A) | 1992-07-01 | Lo et al. | Applicant |
| US5132889(A) | 1992-07-01 | Hitchcock et al. | Applicant |
| US5157592(A) | 1992-10-01 | Walters | Applicant |
| US5198969(A) | 1993-03-01 | Redl et al. | Applicant |
| US5208740(A) | 1993-05-01 | Ehsani | Applicant |
| US5231563(A) | 1993-07-01 | Jitaru | Applicant |
| US5235501(A) | 1993-08-01 | Stuart et al. | Applicant |
| US5268830(A) | 1993-12-01 | Loftus, Jr. | Applicant |
| US5285372(A) | 1994-02-01 | Huynh et al. | Applicant |
| US5291382(A) | 1994-03-01 | Cohen | Applicant |
| US5305191(A) | 1994-04-01 | Loftus, Jr. | Applicant |
| US5363020(A) | 1994-11-01 | Chen et al. | Applicant |
| US5384516(A) | 1995-01-01 | Kawabata et al. | Applicant |
| US5402329(A) | 1995-03-01 | Wittenbreder, Jr. | Applicant |
| US5412557(A) | 1995-05-01 | Lauw | Applicant |
| US5418703(A) | 1995-05-01 | Hitchcock et al. | Applicant |
| US5420779(A) | 1995-05-01 | Payne | Applicant |
| US5422546(A) | 1995-06-01 | Nilssen | Applicant |
| US5430632(A) | 1995-07-01 | Meszlenyi | Applicant |
| US5430641(A) | 1995-07-01 | Kates | Applicant |
| US5448155(A) | 1995-09-01 | Jutras | Applicant |
| US5448467(A) | 1995-09-01 | Ferreira | Applicant |
| US5481160(A) | 1996-01-01 | Nilssen | Applicant |
| US5510974(A) | 1996-04-01 | Gu et al. | Applicant |
| US5514921(A) | 1996-05-01 | Steigerwald | Applicant |
| US5546300(A) | 1996-08-01 | Lee et al. | Applicant |
| US5559688(A) | 1996-09-01 | Pringle | Applicant |
| US5615093(A) | 1997-03-01 | Nalbant | Applicant |
| US5619402(A) | 1997-04-01 | Liu | Examiner |
| US5638260(A) | 1997-06-01 | Bees | Applicant |
| US5646836(A) | 1997-07-01 | Sadarnac et al. | Applicant |
| US5669238(A) | 1997-09-01 | Devers | Applicant |
| US5684683(A) | 1997-11-01 | Divan et al. | Applicant |
| US5694007(A) | 1997-12-01 | Chen | Applicant |
| US5712533(A) | 1998-01-01 | Corti | Applicant |
| US5715155(A) | 1998-02-01 | Shanani et al. | Applicant |
| US5719474(A) | 1998-02-01 | Vitello | Applicant |
| US5719759(A) | 1998-02-01 | Wagner et al. | Applicant |
| US5731652(A) | 1998-03-01 | Shimada | Applicant |
| US5736842(A) | 1998-04-01 | Jovanovic | Applicant |
| US5742495(A) | 1998-04-01 | Barone | Applicant |
| US5742496(A) | 1998-04-01 | Tsutsumi | Applicant |
| US5744915(A) | 1998-04-01 | Nilssen | Applicant |
| US5748457(A) | 1998-05-01 | Poon et al. | Applicant |
| US5764494(A) | 1998-06-01 | Schutten et al. | Applicant |
| US5774346(A) | 1998-06-01 | Poon et al. | Applicant |
| US5781418(A) | 1998-07-01 | Chang et al. | Applicant |
| US5781419(A) | 1998-07-01 | Kutkut et al. | Applicant |
| US5784266(A) | 1998-07-01 | Chen | Applicant |
| US5796598(A) | 1998-08-01 | Nowak et al. | Applicant |
| US5818172(A) | 1998-10-01 | Lee | Applicant |
| US5834889(A) | 1998-11-01 | Ge | Applicant |
| US5844540(A) | 1998-12-01 | Terasaki | Applicant |
| US5854617(A) | 1998-12-01 | Lee et al. | Applicant |
| US5856916(A) | 1999-01-01 | Bonnet | Applicant |
| US5875103(A) | 1999-02-01 | Bhagwat et al. | Applicant |
| US5880940(A) | 1999-03-01 | Poon | Applicant |
| US5886477(A) | 1999-03-01 | Honbo et al. | Applicant |
| US5886884(A) | 1999-03-01 | Baek et al. | Applicant |
| US5894412(A) | 1999-04-01 | Faulk | Applicant |
| US5910709(A) | 1999-06-01 | Stevanovic et al. | Applicant |
| US5917722(A) | 1999-06-01 | Singh | Applicant |
| US5923129(A) | 1999-07-01 | Henry | Applicant |
| US5930121(A) | 1999-07-01 | Henry | Applicant |
| US5932976(A) | 1999-08-01 | Maheshwari et al. | Applicant |
| US5939830(A) | 1999-08-01 | Praiswater | Applicant |
| US5946200(A) | 1999-08-01 | Kim et al. | Applicant |
| US5991169(A) | 1999-11-01 | Kooken | Examiner |
| US6011360(A) | 2000-01-01 | Gradzki et al. | Applicant |
| US6051940(A) | 2000-04-01 | Arun | Applicant |
| US6111216(A) | 2000-08-01 | Stava | Examiner |
| US6114814(A) | 2000-09-01 | Shannon et al. | Applicant |
| US6151232(A) | 2000-11-01 | Furuhashi et al. | Applicant |
| US6157243(A) | 2000-12-01 | Tailliet | Examiner |
| US6259615(B1) | 2001-07-01 | Lin | Examiner |
| US6396722(B2) | 2002-05-01 | Lin | Applicant |
| US6448838(B1) | 2002-09-01 | Heim et al. | Examiner |
| US6501234(B2) | 2002-12-01 | Lin et al. | Examiner |
| US6531831(B2) | 2003-03-01 | Chou et al. | Examiner |
| US6559606(B1) | 2003-05-01 | Chou et al. | Applicant |
| US6608521(B1) | 2003-08-01 | Baldwin et al. | Examiner |
| US6804129(B2) | 2004-10-01 | Lin | Examiner |
| US6809938(B2) | 2004-10-01 | Lin et al. | Examiner |
| US6819011(B2) | 2004-11-01 | Kernahan et al. | Examiner |
Non-Patent Literature (16)
- An Introduction to the Principles and Features of Resonant Power Conversion, Steve Freeland, from Recent Developments in Resonant Power Conversion, Intertec Communications, Inc., 1988, pp. 20-43, No Date.Applicant
- Zero-Voltage Switching Techniques in DC/DC Converters, Kwang-Hwa Liu and Fred C. Lee, from Recent Developments in Resonant Power Conversion, Intertec Communications, Inc., 1988, pp. 211-223, No Date.Applicant
- “A New and Improved Control Technique Greatly Simplifies the Design of ZVS Resonant Inverters and DC/DC Power Supplies”, Mehmet K. Nalbant, 1995 IEEE pp. 694-701, No date.Applicant
- Swtiching Power Supply Design, Abraham I. Pressman, McGraw-Hill, 1991, pp. 93-104; 471-492, No date.Applicant
- “Phase Shifted, Zero Voltage Transition Design Considerations and the UC3875 PWM Controller”, by Bill Andreycak, Unitrode, Application Note, May 1997, pp. 1-14.Applicant
- “Fixed-Frequency, Resonant-Switched Pulse Width Modulation with Phase-Shifted Control”, by Bob Mammano and Jeff Putsch, from Power Supply Design Seminar, Unitrode, 1991, pp. 5-1 to 5-7.Applicant
- “Zero Voltage Switching Resonant Power Conversion”, by Bill Andreycak, from Power Supply Design Seminar, Unitrode, 1991, pp. A2-1 to A2-24; and A2-1A to A2-3A, No Date.Applicant
- “Resonant Mode Converter Topologies”, by Bob Mammano, from Power Supply Design Seminar, Unitrode, 1991, pp. P3-1 to P3-12, No Date.Applicant
- The New UC3879 Phase-Shifed PWM Controller Simplifies the Design of Zero Voltage Transition Full-Bridge Converters by Laszlo Balogh, Unitrode, Application Note, 1995, pp. 1-8, No Date.Applicant
- “A Comparative Study of a Class of Full-Bridge Zero-Voltage-Switched PWM Converters”, by W. Chen et al., 1995 IEEE, pp. 893-899, No Date.Applicant
- Optimum ZVS Full-Bridge DC/DC Converter with PWM Phase-Shift Control: Analysis, Design Considerations, and Experimental Results, by Richard Red I et al., 1994 IEEE, pp. 159-165, No Date.Applicant
- A Frequency/PWM Controlled Converter with Two Independently Regulated Outputs, by R. A. Fisher et al., HFPC, May 1989, pp. 459-471.Applicant
- High Density Power-Hybrid Design of a Half-Bridge Multi-Resonant Converter, by Richard Farrington, et al., HFPC-Virginia Polytechnic Institute, May 1990, pp. 26-33.Applicant
- Small-Signal Analysis of the Zero-Voltage Switched Full-Bridge PWM Converter, V. Vlatkovic et al., HFPC-Virginia Polytechnic Institute, May 1990, 262-272.Applicant
- Feasible Characteristics Evaluation of Resonant Tank PWM Inverter-Linked DC-DC High-Power Converters for Medical-Use High-Voltage Application, by H. Takano et al., 1995 IEEE, pp. 913-919, No Date.Applicant
- Advanced Power Technology, “A New Generation of Power MOSFET Offers Improved Performance at Reduced Cost”, by Ken Dierberger, 2001.Applicant