US 6,441,399 B1Grant
Semiconductor integrated system
Issue Date:2002-08-27
•56 Claims
•8 Drawing Sheets
Abstract
In a monolithic active matrix circuit that uses offset-gate TFTs in which the gate electrode is offset from the source and drain regions or TFTs whose gate insulating film is formed by vapor deposition, not only an active matrix circuit but also a drive circuit therefor is formed by using P-channel TFTs.
Metadata
Assignee
- Semiconductor Energy Laboratory Co., Ltd.
Inventors
- Jun Koyama
- Yuji Kawasaki
Application Information
Application Number:US 09/229,677
Filing Date:1999-01-13
Priority Date:1994-04-22
Art Unit:7
Classifications
IPC:
H01L 2904
Field of Search:
257351257 59257 72257392257403
Patent Drawings (8 sheets)
Description
[0002] This application is a Divisional application of Ser. No. 08/688,829, filed Jul. 31, 1996 and now U.S. Pat. No. 5,889,291, which is a Continuation application of Ser. No. 08/423,085, filed Apr. 18, 1995, now abandoned.
Background of the Invention
[0003] The present invention relates to a semiconductor integrated circuit that is composed of thin-film semiconductor elements. The invention particularly relates to a monolithic active matrix devices, such as a liquid crystal display device and a dynamic RAM (DRAM), which have a matrix structure and in which an active matrix circuit including MOS or MIS (metal-insulator-semiconductor) field-effect elements (generally called MOS elements) that serve as switching elements for the matrix structure and a drive circuit for driving the active matrix circuit are formed on a single substrate. Further, the invention particularly relates to a device which uses thin-film transistors that are formed as MOS elements on an insulative surface at a relatively low temperature.
[0004] In recent years, in display devices having a matrix structure such as a liquid crystal display, studies have been made intensively of a matrix circuit (active matrix circuit) that uses thin-film transistors (TFT; insulated-gate semiconductor elements having thin-film active layers or regions) for switching of respective elements. In particular, a monolithic active matrix device in which not only an active matrix circuit but also peripheral circuits for driving it are formed on a single substrate using TFTs now attracts much attention. Since the monolithic active matrix device does not need connection of a large number of terminals, it is expected that the matrix density is increased and the production yield is improved.
[0005] To attain such purposes, it is necessary to use TFTs in which crystalline silicon is used for active layers, because the drive circuit is required to operate at very high speed.
[0006] To obtain such TFTS, the conventional semiconductor manufacturing technologies may be employed as they are, in which case, however, a substrate material should endure a high temperature of more than 900° C. However, such a material is limited to quarts glass, with which the substrate cost is very high when it is of a large area.
[0007] To use a less expensive substrate, the maximum temperature of a manufacturing process should be reduced to lower than 800° C., preferably lower than 600° C. Even where a manufacturer can afford to use an expensive substrate, it is in some cases necessary for a manufacturing process to be performed at lower temperatures due to heat resistant performance of other materials constituting the circuits. In this case, active layers are formed by crystallizing amorphous silicon by, for instance, long-term thermal annealing at a temperature lower than 800° C., or optical annealing (laser annealing etc.) in which amorphous silicon is instantly crystallized by application of high-intensity light such as laser light. On the other hand, because thermal oxidation films as used in ordinary semiconductor processes cannot be used as a gate insulating film, a film of a silicon dioxide, silicon nitride, silicon oxy-nitride, or a like material is used that is formed at a temperature lower than 800° C. by vapor phase deposition such as plasma CVD, atmospheric pressure CVD, or sputtering.
[0008] On the other hand, TFTs using non-crystalline silicon such as polycrystalline silicon has a problem that a large drain current (leak current) flows when the gate electrode is reversely biased. It is known that this disadvantage can be much lessened by designing TFTs such that the gate electrode does not overlap with the drain (offset state). This type of transistor is called an offset-gate transistor. In the past, it was impossible to realize such an offset state with superior reproducibility by a photolithographic process. Japanese Unexamined Patent Publication Nos. Hei. 5-114724 and Hei. 5-267167 disclose solutions to this problem. That is, an offset can be formed by properly utilizing an increased gate portion obtained by anodic oxidation of the gate electrode.
[0009] Even if the offset gate is not intended, an anodic oxide film formed around the gate electrode provides an advantage of preventing hillocks in a subsequent heating process (for instance, a film deposition process by laser illumination or CVD), for instance, in the case where the gate electrode is formed by a material of insufficient heat resistance such as aluminum.
[0010] However, an insulative film formed by vapor deposition suffers from low film quality. Further, due to insufficient junction performance of the boundary between the surface of a silicon film and a gate insulating film, there occur many charge trap centers (particularly electron trap centers) at the boundary between the silicon film and the insulating film and in the insulating film. Therefore, when TFTs using such a material are used for a long time, many electrons are trapped by the trap centers, deteriorating characteristics of the TFTs.
[0011] Further, the anodic oxide film that is left for the offset formation similarly has many trap levels; in particular, an aluminum oxide film formed by anodic oxidation of aluminum likely traps electrons. This will deteriorate characteristics of TFTs when they are used for a long time.
[0012] Specifically, in an N-channel TFT, a weak-P-type region that is formed at a boundary portion between the drain and the channel forming region by trapped electrons (see FIG. 7(A)) obstructs a drain current.
[0013] The formation of such a weak-P-type region is remarkable in an offset-gate TFT due to the following reason. In an actual operation, a weak-P-type region formed right under the gate electrode can be made smaller by voltage application to the gate electrode. However, because a weak-P-type region formed in the offset region is not much influenced by the gate electrode and is far away from the drain region, it is completely uncontrollable.
[0014] An anodic oxide film formed around the gate electrode has similar problems. In particular, when the drain voltage is low, an inversion layer (i.e., a channel) that should extend from the source to the drain is obstructed by a weak-P-type region. In addition, because of the low drain voltage, carriers (electrons because an N-channel TFT is now considered) moving through the channel-forming region has a low speed. Thus, the drain current is smaller than in the ordinary state (see FIG. 7(B)).
[0015] When the drain voltage is sufficiently high, the inversion layer itself retreats even in the normal state and electrons move at high speed. Therefore, the existence of a weak-P-type region is not a serious problem, but there can be obtained characteristics equivalent to those in the normal state.
[0016] The above-described phenomenon means a variation of the threshold voltage of an N-channel TFT. That is, the above-described N-channel TFT cannot be used for applications that require the threshold voltage to be stable, for instance, switching elements in an active matrix circuit or analog switch elements in peripheral drive circuits for the active matrix circuit.
[0017] In a P-channel TFT, in which trapped electrons simply adds a region having the same conductivity type as the drain in the channel region, there occurs no serious deterioration of characteristics.
[0018] Due to the above problems, a complementary (CMOS) circuit composed of N-channel TFTs and P-channel TFTs has a problem that it does not work properly after long-term usage because of deterioration of the N-channel TFTs. In a monolithic active matrix circuit, analog switches are needed at output ends of an active matrix circuit and a source driver. The above problems should be addressed in forming such analog switches. Further, in a monolithic active matrix circuit, a CMOS circuit is usually used in a logic circuit of peripheral drive circuits, as described in U.S. Pat. No. 4,582,395. The above-described problems of deterioration should be considered in forming such a monolithic active matrix circuit.
Summary of the Invention
[0019] The present invention is intended to provide solutions to the difficult problems described above.
[0020] In particular, the above-described problems should be solved in the first place in a monolithic active matrix circuit, which is an integrated circuit having, on a single substrate, an active matrix circuit for performing image display by applying an analog electric field between opposed electrodes between which a material, such as a liquid crystal, whose transmittance or reflectance is varied by application of an electric field is inserted and peripheral circuits for driving the active matrix circuit.
[0021] According to a first aspect of the invention, all the transistors constituting a monolithic active matrix circuit are P-channel TFTs, and the TFTs constituting an active matrix circuit are of an offset-gate type. In particular, the offset-gate TFTs are produced by coating the gate electrodes with an anodic oxide film by subjecting those to the anodic oxidation as disclosed in Japanese Unexamined Patent Publication No. Hei. 5-114724 or Hei. 5-267167.
[0022] According to a second aspect of the invention, all the TFTs are P-channel TFTs in a monolithic active matrix circuit in which a gate insulating film is formed at a temperature not higher than 800° C.
[0023] According to a third aspect of the invention, all the transistors constituting a monolithic active matrix circuit are P-channel TFTs, and at least one of the TFTs constituting a drive circuit for an active matrix circuit is of an offset-gate type. In this case, as in the case of the first aspect, the offset TFTs may be formed by subjecting the gate electrodes to the anodic oxidation.
[0024] According to a fourth aspect of the invention, in a monolithic active matrix circuit, an anodic oxide film of a gate electrode is left on at least a side face of at least one of TFTs that constitute an active matrix circuit or a peripheral drive circuit therefor, and all the transistors of the monolithic active matrix circuit are P-channel TFTs.
[0025] A description will be made of the operation of the invention. It is natural to use offset-gate TFTs having an advantage of a small leak current as TFTs constituting an active matrix circuit which are required to have a high charge holding ability. However, if the offset-gate TFTs are used, the active matrix circuit is deteriorated because a weak-P-type region formed in an N-channel TFT cannot be controlled from the gate electrode or the drain region, as described above. This is fatal to devices, such as the active matrix circuit, that are expected to have sufficient characteristics for analog switches. Even in the other circuits, the use of an N-channel TFT is not preferable in terms of deterioration.
[0026] As is understood from the above, it is necessary that all the TFTs be of a P-channel type in a monolithic active matrix circuit that uses offset-gate TFTs in an active matrix circuit (first aspect of the invention). With this configuration, superior circuit characteristics and high reliability have been obtained.
[0027] As described above, in a monolithic active matrix circuit, many electrons are trapped in a TFT using a gate insulating film that was formed at a temperature not higher than 800° C., so that characteristics of an N-channel TFT are greatly deteriorated. Therefore, it is necessary that all the TFTs be of a P-channel type in a monolithic active matrix circuit using TFTs that have a gate insulating film formed at a temperature not higher than 800° C. (second aspect of the invention). With this configuration, superior circuit characteristics and high reliability have been obtained.
[0028] It is natural to use offset-gate TFTs having an advantage of a small leak current as TFTs constituting a switching circuit of a peripheral drive circuit such as an analog buffer circuit which TFTs are required to have a high charge holding ability. However, if the offset-gate TFTs are used, the peripheral drive circuit is deteriorated because a weak-P-type region formed in an N-channel TFT cannot be controlled from the gate electrode or the drain region, as described above. This is fatal to devices, such as the analog buffer circuit, in which the stability of the threshold voltage is most necessary. Even in the other circuits, the use of an N-channel TFT is not preferable in terms of deterioration.
[0029] As is understood from the above, it is necessary that all the TFTs be of a P-channel type in a monolithic active matrix circuit that uses offset-gate TFTs in a peripheral drive circuit such as an analog buffer circuit (third aspect of the invention). With this configuration, superior circuit characteristics and high reliability have been obtained.
[0030] As described above, irrespective of an object of forming offset gates, coating gate electrodes with an anodic oxide film is very advantageous. However, the anodic oxide film likely traps charges. In particular, an anodic oxide film left on the side face of a gate electrode, which is close to a gate insulating film, likely traps electrodes and electrons trapped at such locations greatly affect the characteristics when TFTs are of an N-channel type. Therefore, it is necessary that all the TFTs be of a P-channel type in a monolithic active matrix circuit having TFTs in which an anodic oxide film is left on the side face of the gate electrode (fourth aspect of the invention). With this configuration, superior circuit characteristics and high reliability have been obtained.
Brief Description of the Drawings
[0031] FIGS. 1(A)-1(E) are sectional views schematically showing an integrated circuit manufacturing process according to a first embodiment of the present invention;
[0032] FIGS. 2(A)-2(E) are sectional views schematically showing an integrated circuit manufacturing process according to a second embodiment of the invention;
[0033] FIGS. 3(A)-3(C) are sectional views schematically showing integrated circuits according to a third embodiment of the invention;
[0034] FIG. 4 is a circuit diagram showing a shift register used in an integrated circuit according to the third embodiment of the invention;
[0035] FIG. 5 is a circuit diagram showing a shift register used in an integrated circuit according to the first embodiment of the invention;
[0036] FIG. 6 is a circuit diagram showing a shift register used in an integrated circuit according to the second embodiment of the invention;
[0037] FIGS. 7(A) and 7(B) illustrate deteriorations of a conventional N-channel TFT;
[0038] FIG. 8 is a block diagram showing a monolithic liquid crystal display according to the first embodiment of the invention;
[0039] FIG. 9 is a block diagram showing a system according to a fourth embodiment of the invention;
[0040] FIG. 10 shows a specific configuration of the fourth embodiment; and
[0041] FIGS. 11 and 12 show examples of configurations obtained by a COG method in the fourth embodiment.
Description of the Preferred Embodiments
[0042] Embodiment 1
[0043] A description will be made of an embodiment in which a monolithic liquid crystal display is produced according to the present invention. FIG. 8 is a block diagram showing a monolithic liquid crystal display according to this embodiment. All of TFTs used in component circuits of a liquid crystal display, i.e., a shift register X (for a source driver), a shift register Y (for a gate driver), analog switches of the source driver, and other peripheral circuits and an active matrix circuit are of a P-channel type. FIG. 5 is a circuit diagram showing the shift register (one stage) of this embodiment.
[0044] This circuit requires three power lines VDD, VSSand VGG, where VDD>VDD. An optimum value of VGGis determined considering characteristics of the TFTs and, preferably, is approximately equal to or smaller than VSS.
[0045] Referring to FIGS. 1(A)-1(E), a description will be made of a circuit manufacturing process of the above monolithic liquid crystal display. It is desirable that a substrate 101 be made of low-alkali glass or non-alkali glass such as Corning 7059 or NA35 or NA45 of NH Technoglass Corp. To prevent the substrate from contracting in heating steps in a TFT manufacturing process, it may be subjected to a proper heat treatment in advance. A silicon dioxide film 102 was formed as an undercoat film on the substrate 101 at a thickness of 1,000-5,000 Å, for example, 2,000 Å.
[0046] An amorphous silicon film Was further deposited at a thickness of 300-1,500 Å, for instance, 500 Å, and crystallized by thermal annealing at 500-600° C. This step may be performed by adding a very small quantity of a metal element, such as nickel, that facilitates the crystallization, to reduce the crystallization temperature, to thereby shorten the thermal annealing time. For example, when nickel was added by more than 1×1018atoms/cm3, the crystallization was completed at 550° C. in 4-8 hours. After the crystallization step, crystallinity may be improved by irradiating laser light or equivalent high-intensity light.
[0047] In the crystallization step, naturally the crystallization may be effected by pptical annealing in which the amorphous silicon film is irradiated with laser light or equivalent high-intensity light.
[0048] Then, island-like regions 103-105 were formed by etching the crystallized silicon film. The regions 103 and 104 are used for TFTs that constitute the peripheral drive circuits (source driver and gate driver), and the region 105 is used for a TFT that constitutes the active matrix circuit.
[0049] Subsequently, a silicon dioxide film 106 was deposited at a thickness of 1,000-1,500 Å, for instance, 1,200 Å by plasma CVD, and was made a gate insulating film. An aluminum film was deposited at a thickness of 3,000-8,000 Å, for instance, 5,000 Å by sputtering, and then etched into gate electrodes 107-109 (see FIG. 1(A)).
[0050] Then, anodic oxide films 110-112 were formed on the top and side faces of the respective gate electrodes 107-109 by applying a voltage in an electrolyte under the same conditions as described in Japanese Unexamined Patent Publication Nos. Hei. 5-114724 and Hei. 5-267167 (see FIG. 1(B)). The thickness of the anodic oxide films 110-112 was 1,500-3,000 Å, for instance, 2,000 Å. This thickness may be varied for various uses of TFTs, i.e., for TFTs used in the shift register, TFTs used in the analog buffer, TFTs used in the active matrix circuit, and TFTs for other circuits, because the thickness of the anodic oxide film is a factor of determining the width of the offset region as described in the publication No. Hei. 5-114724 and the TFT characteristics depend on the offset width.
[0051] After wiring lines connected to the gate electrodes 107-109 were cut when necessary, boron was doped through the entire surface by ion doping (also palled plasma doping). A doping apparatus produced by Nissin Electric Co., Ltd. was used. The dose was 2×1014to 5×1015atoms/cm2, for instance, 5×1014atoms/cm2. The acceleration voltage was set at 30-80 kV, for instance, 65 kV, to implant ions into the silicon films 103-105 through the gate insulating film 106.
[0052] After the doping, doped boron was activated by irradiating the entire surface with laser light. A KrF or XeCl excimer laser was used with an energy density of 150-350 mJ/cm2, for instance, 200 mJ/cm2. It was possible to reduce the laser energy density by heating the substrate to 200-400° C. Thus, P-type regions (sources and drains) 113-115 were formed in a self-aligned manner by implanting boron into the silicon regions 103-105 using the gate electrodes 107-109 and the anodic oxide films 110-112 as a mask (see FIG. 1(C)).
[0053] Then, a silicon dioxide film or a silicon nitride film 116 was deposited as an interlayer insulating film over the entire surface at a thickness of 3,000-8,000 Å, for instance, 5,000 Å. And a transparent conductive film, for instance, an indium tin oxide (ITO) film was deposited by sputtering at a thickness of 500-1,500 Å, for instance, 500 Å. A pixel electrode 117 was formed in the active matrix circuit area (pixel area) by etching the transparent conductive film (see FIG. 1(D)).
[0054] After contact holes for the sources and drains 113-115 of the respective TFTs and those (not shown) for the gate electrodes 107-109 were formed, electrodes and wiring lines 118-122 were formed in the form of a multi-layer film of a titanium nitride film and an aluminum film (see FIG. 1(E)). In the above manner, TFTs 123 and 124 (see FIG. 5) were formed in the peripheral drive circuit area and a TFT 125 was formed in the pixel area (see FIG. 8). All of these TFTs are of a P-channel type.
[0055] Embodiment 2
[0056] A description will be made of an embodiment in which another monolithic liquid crystal display is produced according to the invention. A block diagram of a monolithic liquid crystal display of this embodiment is the same as that of FIG. 8. FIG. 6 is a circuit diagram showing a shift register (one stage) of this embodiment. While all the TFTs are of a P-channel type, this embodiment has a feature that depletion type TFTs are used as loads in addition to enhancement type TFTs. In this circuit, only two power lines VDDand VSSare used; that is, the power line VGGof the first embodiment is not necessary. Therefore, this embodiment is preferable in terms of the circuit integration. The operation speed of this embodiment is generally faster than the first embodiment. The condition VDD>VSSshould also be satisfied in this embodiment.
[0057] Referring to FIGS. 2(A)-2(E), a circuit manufacturing process of the above monolithic liquid crystal display will be described. A substrate 201 made of non-alkali glass was used. A silicon dioxide film 202 was deposited as an undercoat film on the substrate 201 at a thickness of 1,000-5,000 Å, for instance, 2,000 Å.
[0058] Then, an amorphous silicon film 203 including a conductivity-imparting element such as boron or phosphorus at as low a concentration as possible was deposited at a thickness of 300-1,500 Å, for instance, 500 Å. A silicon dioxide film 204 was deposited thereon at a thickness of 1,000-3,000 Å, for instance, 2,000 Å, and was masked with a photoresist 205. The silicon dioxide film 204 was formed to prevent the surface of the amorphous silicon film from being roughened by implantation of boron ions.
[0059] Subsequently, boron was selectively introduced into the silicon film 203 by ion doping or ion implantation. In this embodiment, a weak-P-type region 206 was formed by introducing boron by ion doping in which the acceleration voltage was 65 kV and the dose was 1×1013to 2×1014atoms/cm2(see FIG. 2(A)). A depletion type TFT would be formed in this region.
[0060] After the photoresist mask 205 and the silicon dioxide film 204 were removed, the amorphous silicon film 202 was crystallized by thermal annealing or laser light irradiation.
[0061] The crystallized silicon film was then etched into island-like regions 207-209. The regions 207 and 208 are used for TFTs that constitute the peripheral drive circuits (source driver and gate driver), and the region 209 is used for a TFT that constitutes the active matrix circuit. The region 207 is used for a depletion type TFT, and the regions 208 and 209 are used for enhancement type TFTs.
[0062] After a gate insulating film was deposited, gate electrodes 210-212 whose top and side faces were covered with an anodic oxide film were formed in the same manner as in the first embodiment (see FIG. 2(B)).
[0063] After wiring lines connected to the gate electrodes 210-212 were cut when necessary, boron was doped over the entire surface by ion doping. The dose was 5×1014atoms/cm2. The acceleration voltage was set at 65 kV. After the doping, doped boron was activated by irradiating the entire surface with laser light. Thus, P-type regions (sources and drains) 213-215 were formed in a self-aligned manner by implanting boron into the silicon regions 207-209 using the gate electrodes 210-212 and the anodic oxide films as a mask (see FIG. 2(C)).
[0064] Then, a silicon dioxide film or a silicon nitride film 216 was deposited as an interlayer insulating film over the entire surface at a thickness of 5,000 Å. A pixel electrode 217 was formed in the active matrix circuit area (pixel area) by use of a transparent conductive film (see FIG. 2(D)).
[0065] After contact holes for the sources and drains 213-215 of the respective TFTs and those (not shown) for the gate electrodes 210-212 were formed, electrodes and wiring lines 218-222 were formed in the form of a multi-layer film of a titanium nitride film and an aluminum film (see FIG. 2(E)). In the above manner, TFTs 223 and 224 (see FIG. 6) were formed in the peripheral drive circuit area and a TFT 225 was formed in the pixel area. All of these TFTs are of a P-channel type. The TFT 223 is a depletion type TFT having a weak-P-type channel-forming region. On the other hand, the TFTs 224 and 225 are enhancement type TFTs having an intrinsic or substantially intrinsic channel-forming region.
[0066] Embodiment 3
[0067] A description will be made of an embodiment in which another monolithic liquid crystal display is produced according to the invention. A block diagram of a monolithic liquid crystal display of this embodiment is the same as that of FIG. 8. FIG. 4 is a circuit diagram showing a shift register (one stage) of this embodiment. While all the TFTs are of a P-channel type, this embodiment has a feature that resistors are used as loads. In this circuit, only two power lines VDDand VSSare used as in the case of the second embodiment. The operation speed of this embodiment is generally faster than the first embodiment. The condition VDD>VSSshould also be satisfied in this embodiment.
[0068] FIGS. 3(A)-3(C) are sectional views of the above-type of circuits, which are manufactured by using the integrated circuit manufacturing technologies as described in the first and second embodiments. Details of a manufacturing process are omitted here.
[0069] Referring to FIG. 3(A), a region 301 is a resistor, a region 302 is a TFT of the peripheral drive circuit, and a region 303 is a TFT of the pixel area. An intrinsic silicon region of the region 301 is used as a resistor. This type of resistor can be formed such that in the process of forming the TFT 123 of FIG. 1(E), the gate electrode 107 is removed after the doping for forming the source and drain 113 is performed. However, in this example, because intrinsic silicon is used as the resistor, the resistance value is generally large; usually more than 1 MΩ. Therefore, this example has a problem of a low circuit response speed.
[0070] Referring to FIG. 3(B), a region 304 is a resistor, a region 305 is a TFT of the peripheral drive circuit, and a region 306 is a TFT of the pixel area. A weak-P-type silicon region of the region 304 is used as a resistor. This type of resistor can be formed such that in the process of forming the TFT 223 of FIG. 2(E), the gate electrode 210 is removed after the doping for forming the source and drain 213 is performed. In this example, because weak-P-type silicon is used as the resistor, the resistance value is usually about 100 kΩ.
[0071] Referring to FIG. 3(C), a region 307 is a resistor, a region 308 is a TFT of the peripheral drive circuit, and a region 309 is a TFT of the pixel area. A P-type silicon region of the region 307 is used as a resistor. This type of resistor can be formed such that in the process of forming the TFT 123 of FIG. 1(E), the gate electrode 107 is removed and then boron doping is performed. However, in this example, because P-type silicon is used as the resistor, the resistance is generally small; usually less than 10 kΩ. Therefore, this example has a problem of large power consumption.
[0072] The structure of FIG. 3(C) can be formed in the step of cutting the wiring lines connected to the gate electrodes between the step (for instance, the step of FIG. 1(B)) of forming the gate electrodes and performing the anodic oxidation and the boron doping step (FIG. 1(C)). However, to form the structures of FIGS. 3(A) and 3(B), one photolithographic process should be added to remove the gate electrode after the doping.
[0073] Embodiment 4
[0074] The first to third embodiments are directed only to the monolithic active matrix liquid crystal display. It is apparently possible to construct a more advanced system by using the active matrix liquid crystal display thus formed. FIG. 9 is a block diagram showing an example of such a system.
[0075] In the example of FIG. 9, the reduction in size, weight and thickness is attained by fixing semiconductor chips that are usually mounted on a computer main board on at least one of a pair of substrates of a liquid crystal display which substrates hold a liquid crystal. In particular, the above chips are fixed on the substrate having an active matrix circuit. The invention has a disadvantage that since P-channel TFTs is used in an active Matrix circuit and peripheral drive circuits, the power consumption is larger than in the case of using ordinary CMOS peripheral drive circuits. Therefore, in the system under discussion, the chips other than the liquid crystal display panel should use CMOS transistors, to reduce the power consumption. The substrate having the active matrix circuit uses the monolithic active matrix circuit of the invention.
[0076] A description will be made of the system of FIG. 9. A substrate 15 also serves as a substrate of a liquid crystal display. An active matrix circuit 14 having a large number of pixels each including a TFT 11, a pixel electrode 12 and an auxiliary capacitor 13, and an X decoder/driver, a Y decoder/driver and an XY branching circuit for driving the active matrix circuit are formed on the substrate 15 by using TFTs.
[0077] In this embodiment, other chips are additionally mounted on the substrate 15. These chips are connected to the circuits on the substrate 15 by wire bonding, a COG (chip one glass) method, or some other means. In FIG. 9, a correction memory, a memory, a CPU, and an input port are chips that are mounted in such a manner. Other various chips may be mounted on the substrate 15.
[0078] In FIG. 9, the input port is a circuit for reading an externally input signal. The correction memory is a memory for correcting an input signal etc. in accordance with the active matrix panel, and is therefore dedicated to the panel. More specifically, the correction memory is a nonvolatile memory that contains information specific to each pixel, and serves to effect correction for each pixel. Where a point defect exists at a certain pixel of an electro-optical device, signals corrected for the defective pixel are supplied to pixels adjacent thereto, to thereby compensate for the point defect and make it less discernible. Where a certain pixel is darker than adjacent pixels, a larger signal is supplied to that pixel to make its brightness equal to that of the adjacent pixels. Since the information on pixel defects is different from one panel to another, the information stored in the correction memory varies with the panel.
[0079] The CPU and the memory have the same functions as those used in ordinary computers. In particular, the memory has, as a RAM, an image memory corresponding to the pixels. All of these chips are of a CMOS type.
[0080] FIG. 10 shows an example of a specific configuration of this embodiment. Substrates 19 and 20 were opposed to each other, and a liquid crystal was interposed between those substrates. An active matrix circuit 21 and peripheral drive circuits 22-24 for driving it were formed on the substrate 20 by using TFTs. A main memory chip 26, an MPU (microprocessing unit) 27, a correction memory 28 were bonded to the surface on which the above circuits are formed, and these chips were connected to the circuits on the substrate 20. For example, when the chips were to be connected by a COG (chip on glass) method, wiring lines as denoted by 29 in FIG. 10 were formed in a fixing portion 25 on the substrate 20.
[0081] FIGS. 11 and 12 show specific shapes of contacts. In the method of FIG. 11, a conductive bump 34 provided at an electrode portion 33 of a chip 32 Was brought into contact with a wiring line 31 on a substrate 30, and an organic resin 35 was introduced into a space between the chip 32 and the substrate 30 for fixing those to each other. The bump 34 may be made of gold formed by electroless plating.
[0082] In the method of FIG. 12, a chip 42 and a substrate 40 were bonded each other with an organic resin in which conductive particles (for example, gold particles) 44 were dispersed. The chip 42 was connected to the circuits by contacting an electrode portion 43 of the chip 42 and a wiring line 41 on the substrate to the conductive particles 44 existing therebetween. The organic resin used for the bonding was of an optical setting type, thermosetting type, or natural setting type. The liquid crystal may be injected into the liquid crystal display after the chip bonding.
[0083] Even the CPU and the memory were formed on the liquid crystal display substrate by the above process, so that an electronic device such as a simple personal computer could be constructed on a single substrate.
[0084] The chips may be connected to the circuits by a known wire bonding method.
[0085] The invention can improve the reliability of the monolithic active matrix circuit. Further, the invention can make the manufacturing process simpler than the process in the case of forming an ordinary CMOS circuit. For example, a photolithographic step for doping a different kind of impurities and a step of implanting N-type impurities, which are necessary in forming a CMOS circuit, are eliminated in the first embodiment.
[0086] The second embodiment needs the same number of steps as in the case of forming an ordinary CMOS circuit, because a photolithographic step and a doping step are needed to form the weak-P-type region. However, where a photoresist or the like is used as a doping mask and ions are doped at a high dose, a long-term ashing step is usually needed because of difficulty in removing the carbonized photoresist. In contrast, in the second embodiment, the dose itself is low and the photoresist 205 can be removed by a lift-off method by etching the silicon dioxide film 204 (see FIG. 2(A)). Therefore, the photoresist mask can be removed more easily after the doping than in the process of forming an ordinary CMOS circuit.
[0087] As described above, the invention is useful from the industrial point of view.
Claims
What is claimed is:
1. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a driver circuit comprising a plurality of second thin film transistors formed over said substrate for driving said first thin film transistors, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of wirings formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
2. The semiconductor device according to claim 1 wherein said driver circuit comprises a shift register.
3. The semiconductor device according to claim 1 wherein at least one of said second thin film transistors has its channel region doped with boron and at least another one of said second thin film transistors has its channel region not doped with boron.
4. The semiconductor device according to claim 1 wherein said pixel electrodes are transparent.
5. The semiconductor device according to claim 1 wherein said interlayer insulating film comprises silicon oxide.
6. The semiconductor device according to claim 1 wherein said interlayer insulating film comprises silicon nitride.
7. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels, formed over a substrate having an insulating surface;
a driver circuit comprising a plurality of second thin film transistors formed over said substrate for driving said first thin film transistors, each of said first and second thin film transistors comprising a crystalline semiconductor layer having source and drain regions and a channel forming region extending therebetween, a gate insulating film formed on said channel forming region and a gate electrode formed on said gate insulating film;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of wirings formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type film transistors.
8. The semiconductor device according to claim 7 wherein said driver circuit comprises a shift register.
9. The semiconductor device according to claim 7 wherein at least one of said second thin film transistors has its channel region doped with boron and at least another one of said second thin film transistors has its channel region not doped with boron.
10. The semiconductor device according to claim 7 wherein said pixel electrodes are transparent.
11. The semiconductor device according to claim 7 wherein said interlayer insulating film comprises silicon oxide.
12. The semiconductor device according to claim 7 wherein said interlayer insulating film comprises silicon nitride.
13. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a driver circuit comprising a plurality of second thin film transistors formed over said substrate for driving said first thin film transistors, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of wirings formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof; and
a semiconductor chip formed over the substrate,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
14. The semiconductor device according to claim 13 wherein said driver circuit comprises a shift register.
15. The semiconductor device according to claim 13 wherein at least one of said second thin film transistors has its channel region doped with boron and at least another one of said second thin film transistors has its channel region not doped with boron.
16. The semiconductor device according to claim 13 wherein said pixel electrodes are transparent.
17. The semiconductor device according to claim 13 wherein said interlayer insulating film comprises silicon oxide.
18. The semiconductor device according to claim 13 wherein said interlayer insulating film comprises silicon nitride.
19. The semiconductor device according to claim 13 wherein each of said first and second thin film transistors has an offset structure.
20. The semiconductor device according to claim 13 wherein said semiconductor chip is at least one of a correction memory, a memory, a CPU and an input port.
21. The semiconductor device according to claim 13 wherein each of said first and second thin film transistor has a gate electrode over the channel forming region.
22. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a driver circuit comprising a plurality of second thin film transistors formed over said substrate for driving said first thin film transistors, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of conductors formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
23. The semiconductor device according to claim 22 wherein said pixel electrodes are transparent.
24. The semiconductor device according to claim 22 wherein said interlayer insulating film comprises silicon oxide.
25. The semiconductor device according to claim 22 wherein said interlayer insulating film comprises silicon nitride.
26. The semiconductor device according to claim 22 wherein each of said first and second thin film transistors has an offset structure.
27. The semiconductor device according to claim 22 further comprising a semiconductor chip formed over the substrate.
28. The semiconductor device according to claim 22 wherein each of said first and second thin film transistor has a gate electrode over the channel forming region.
29. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a source driver circuit comprising a plurality of second thin film transistors formed over said substrate, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of conductors formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
30. The semiconductor device according to claim 29 wherein said pixel electrodes are transparent.
31. The semiconductor device according to claim 29 wherein said interlayer insulating film comprises silicon oxide.
32. The semiconductor device according to claim 29 wherein said interlayer insulating film comprises silicon nitride.
33. The semiconductor device according to claim 29 wherein each of said first and second thin film transistors has an offset structure.
34. The semiconductor device according to claim 29 further comprising a semiconductor chip formed over the substrate.
35. The semiconductor device according to claim 29 wherein each of said first and second thin film transistor has a gate electrode over the channel forming region.
36. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a gate driver circuit comprising a plurality of second thin film transistors formed over said substrate, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of conductors formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
37. The semiconductor device according to claim 36 wherein said pixel electrodes are transparent.
38. The semiconductor device according to claim 36 wherein said interlayer insulating film comprises silicon oxide.
39. The semiconductor device according to claim 36 wherein said interlayer insulating film comprises silicon nitride.
40. The semiconductor device according to claim 36 wherein each of said first and second thin film transistors has an offset structure.
41. The semiconductor device according to claim 36 further comprising a semiconductor chip formed over the substrate.
42. The semiconductor device according to claim 36 wherein each of said first and second thin film transistor has a gate electrode over the channel forming region.
43. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a source driver circuit comprising a plurality of second thin film transistors formed over said substrate, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of wirings formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
44. The semiconductor device according to claim 43 wherein said pixel electrodes are transparent.
45. The semiconductor device according to claim 43 wherein said interlayer insulating film comprises silicon oxide.
46. The semiconductor device according to claim 43 wherein said interlayer insulating film comprises silicon nitride.
47. The semiconductor device according to claim 43 wherein each of said first and second thin film transistors has an offset structure.
48. The semiconductor device according to claim 43 further comprising a semiconductor chip formed over the substrate.
49. The semiconductor device according to claim 43 wherein each of said first and second thin film transistor has a gate electrode over the channel forming region.
50. A semiconductor device comprising:
a plurality of first thin film transistors for switching pixels formed over a substrate having an insulating surface;
a gate driver circuit comprising a plurality of second thin film transistors formed over said substrate, each of said first and second thin film transistors having a channel forming region comprising crystalline silicon;
an interlayer insulating film formed over said first thin film transistors and said second thin film transistors;
a plurality of pixel electrodes formed on said interlayer insulating film and electrically connected to said first thin film transistors at one of source or drain thereof;
a plurality of wirings formed on said interlayer insulating film and electrically connected to said first thin film transistors at the other one of the source or drain thereof,
wherein all of said first and second thin film transistors are p-channel type thin film transistors.
51. The semiconductor device according to claim 50 wherein said pixel electrodes are transparent.
52. semiconductor device according to claim 50 wherein said interlayer insulating film comprises silicon oxide.
53. The semiconductor device according to claim 50 wherein said interlayer insulating film comprises silicon nitride.
54. The semiconductor device according to claim 50 wherein each of said first and second thin film transistors has an offset structure.
55. The semiconductor device according to claim 50 further comprising a semiconductor chip formed over the substrate.
56. The semiconductor device according to claim 50 wherein each of said first and second thin film transistor has a gate electrode over the channel forming region.
Patent Citations (187)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3806778(A) | 1974-04-01 | Shimakura et al. | Applicant |
| US3820108(A) | 1974-06-01 | Luce | Applicant |
| US3935083(A) | 1976-01-01 | Tomozawa et al. | Applicant |
| US3988214(A) | 1976-10-01 | Tsunemitsu | Applicant |
| US3988616(A) | 1976-10-01 | Shimada | Examiner |
| US4232327(A) | 1980-11-01 | Hsu | Applicant |
| US4357179(A) | 1982-11-01 | Adams et al. | Applicant |
| US4368523(A) | 1983-01-01 | Kawate | Applicant |
| US4380008(A) | 1983-04-01 | Kawakami et al. | Applicant |
| US4409724(A) | 1983-10-01 | Tasch, Jr. et al. | Applicant |
| US4413256(A) | 1983-11-01 | Yasuda et al. | Applicant |
| US4468855(A) | 1984-09-01 | Sasaki | Applicant |
| US4470060(A) | 1984-09-01 | Yamazaki | Applicant |
| US4525436(A) | 1985-06-01 | Yamazaki | Applicant |
| US4557036(A) | 1985-12-01 | Kyuragi et al. | Applicant |
| US4597160(A) | 1986-07-01 | Ipri | Applicant |
| US4605972(A) | 1986-08-01 | Hatanaka | Applicant |
| US4641156(A) | 1987-02-01 | Ohta et al. | Applicant |
| US4646426(A) | 1987-03-01 | Sasaki | Applicant |
| US4693770(A) | 1987-09-01 | Hatada | Applicant |
| US4709993(A) | 1987-12-01 | Matsuyama et al. | Applicant |
| US4716403(A) | 1987-12-01 | Morozumi | Applicant |
| US4727044(A) | 1988-02-01 | Yamazaki | Applicant |
| US4728617(A) | 1988-03-01 | Woo et al. | Applicant |
| US4746628(A) | 1988-05-01 | Takafuji et al. | Applicant |
| US4757028(A) | 1988-07-01 | Kondoh et al. | Applicant |
| US4762806(A) | 1988-08-01 | Suzuki et al. | Applicant |
| US4762807(A) | 1988-08-01 | Yamazaki | Applicant |
| US4769713(A) | 1988-09-01 | Yasui | Applicant |
| US4772927(A) | 1988-09-01 | Saito et al. | Applicant |
| US4775641(A) | 1988-10-01 | Duffy et al. | Applicant |
| US4783143(A) | 1988-11-01 | Eicher et al. | Applicant |
| US4803530(A) | 1989-02-01 | Taguchi et al. | Examiner |
| US4804953(A) | 1989-02-01 | Castleberry | Applicant |
| US4808991(A) | 1989-02-01 | Tachiuchi et al. | Applicant |
| US4816893(A) | 1989-03-01 | Mayer et al. | Applicant |
| US4818077(A) | 1989-04-01 | Ohwada et al. | Applicant |
| US4836654(A) | 1989-06-01 | Fujimura et al. | Applicant |
| US4838654(A) | 1989-06-01 | Hamaguchi et al. | Applicant |
| US4851827(A) | 1989-07-01 | Nicholas | Applicant |
| US4884079(A) | 1989-11-01 | Inoue et al. | Applicant |
| US4905066(A) | 1990-02-01 | Dohjo et al. | Applicant |
| US4916090(A) | 1990-04-01 | Motai et al. | Applicant |
| US4929058(A) | 1990-05-01 | Numao | Applicant |
| US4930874(A) | 1990-06-01 | Mitsumune et al. | Applicant |
| US4931787(A) | 1990-06-01 | Shannon | Applicant |
| US4938565(A) | 1990-07-01 | Ichikawa | Applicant |
| US4942441(A) | 1990-07-01 | Konishi et al. | Applicant |
| US4959700(A) | 1990-09-01 | Yamazaki | Applicant |
| US4960719(A) | 1990-10-01 | Tanaka et al. | Applicant |
| US4994877(A) | 1991-02-01 | Ino et al. | Applicant |
| US5038368(A) | 1991-08-01 | Lee | Applicant |
| US5053354(A) | 1991-10-01 | Tanaka et al. | Applicant |
| US5063378(A) | 1991-11-01 | Roach | Applicant |
| US5064775(A) | 1991-11-01 | Chang | Applicant |
| US5081523(A) | 1992-01-01 | Frazier | Applicant |
| US5097311(A) | 1992-03-01 | Iwase et al. | Applicant |
| US5100810(A) | 1992-03-01 | Yoshimi et al. | Applicant |
| US5111060(A) | 1992-05-01 | Asada | Applicant |
| US5111261(A) | 1992-05-01 | Tanaka et al. | Applicant |
| US5113134(A) | 1992-05-01 | Plus et al. | Applicant |
| US5117298(A) | 1992-05-01 | Hirai | Applicant |
| US5122889(A) | 1992-06-01 | Kaneko et al. | Applicant |
| US5132677(A) | 1992-07-01 | Nicholas | Applicant |
| US5132754(A) | 1992-07-01 | Serikawa et al. | Applicant |
| US5151689(A) | 1992-09-01 | Kabuto et al. | Applicant |
| US5162901(A) | 1992-11-01 | Shimada et al. | Applicant |
| US5165073(A) | 1992-11-01 | Shaklee et al. | Applicant |
| US5165075(A) | 1992-11-01 | Hiroki et al. | Applicant |
| US5170244(A) | 1992-12-01 | Dohjo et al. | Applicant |
| US5173792(A) | 1992-12-01 | Matsueda | Applicant |
| US5193018(A) | 1993-03-01 | Wu | Applicant |
| US5218464(A) | 1993-06-01 | Hiroki et al. | Applicant |
| US5245207(A) | 1993-09-01 | Mikoshiba et al. | Examiner |
| US5260818(A) | 1993-11-01 | Wu | Applicant |
| US5261156(A) | 1993-11-01 | Mase et al. | Applicant |
| US5272361(A) | 1993-12-01 | Yamazaki | Applicant |
| US5274279(A) | 1993-12-01 | Misawa et al. | Applicant |
| US5275872(A) | 1994-01-01 | Chang | Applicant |
| US5280280(A) | 1994-01-01 | Hotto | Applicant |
| US5281840(A) | 1994-01-01 | Sarma | Applicant |
| US5287095(A) | 1994-02-01 | Kitazima et al. | Applicant |
| US5289030(A) | 1994-02-01 | Yamazaki et al. | Applicant |
| US5292675(A) | 1994-03-01 | Codama | Applicant |
| US5294555(A) | 1994-03-01 | Mano et al. | Applicant |
| US5294811(A) | 1994-03-01 | Aoyama et al. | Applicant |
| US5308998(A) | 1994-05-01 | Yamazaki et al. | Applicant |
| US5323042(A) | 1994-06-01 | Matsumoto | Applicant |
| US5349226(A) | 1994-09-01 | Kawaguchi et al. | Applicant |
| US5349366(A) | 1994-09-01 | Yamazaki et al. | Applicant |
| US5365080(A) | 1994-11-01 | Yamazaki et al. | Applicant |
| US5402041(A) | 1995-03-01 | Kishino et al. | Applicant |
| US5404175(A) | 1995-04-01 | Nagae et al. | Applicant |
| US5412240(A) | 1995-05-01 | Inoue et al. | Applicant |
| US5414442(A) | 1995-05-01 | Yamazaki et al. | Applicant |
| US5416043(A) | 1995-05-01 | Burgener et al. | Examiner |
| US5418636(A) | 1995-05-01 | Kawasaki | Applicant |
| US5424752(A) | 1995-06-01 | Yamazaki et al. | Applicant |
| US5426526(A) | 1995-06-01 | Yamamoto et al. | Applicant |
| US5430320(A) | 1995-07-01 | Lee | Applicant |
| US5453858(A) | 1995-09-01 | Yamazaki | Applicant |
| US5465053(A) | 1995-11-01 | Edwards | Applicant |
| US5468987(A) | 1995-11-01 | Yamazaki et al. | Applicant |
| US5474945(A) | 1995-12-01 | Yamazaki et al. | Applicant |
| US5485019(A) | 1996-01-01 | Yamazaki et al. | Applicant |
| US5492843(A) | 1996-02-01 | Adachi et al. | Applicant |
| US5495121(A) | 1996-02-01 | Yamazaki et al. | Applicant |
| US5508209(A) | 1996-04-01 | Zhang et al. | Applicant |
| US5514879(A) | 1996-05-01 | Yamazaki | Applicant |
| US5521107(A) | 1996-05-01 | Yamazaki et al. | Applicant |
| US5525822(A) | 1996-06-01 | Vinal | Applicant |
| US5530266(A) | 1996-06-01 | Yonehara et al. | Applicant |
| US5545571(A) | 1996-08-01 | Yamazaki et al. | Applicant |
| US5566009(A) | 1996-10-01 | Yamazaki et al. | Applicant |
| US5583369(A) | 1996-12-01 | Yamazaki et al. | Applicant |
| US5595923(A) | 1997-01-01 | Zhang et al. | Applicant |
| US5701166(A) | 1997-12-01 | Fedorovish et al. | Applicant |
| US5701167(A) | 1997-12-01 | Yamazaki | Applicant |
| US5821559(A) | 1998-10-01 | Yamazaki et al. | Applicant |
| US5849043(A) | 1998-12-01 | Zhang et al. | Applicant |
| US5849601(A) | 1998-12-01 | Yamazaki | Applicant |
| US5854494(A) | 1998-12-01 | Yamazaki et al. | Applicant |
| US5889291(A) | 1999-03-01 | Koyama et al. | Examiner |
| US5938839(A) | 1999-08-01 | Zhang | Applicant |
| US5946561(A) | 1999-08-01 | Yamazaki et al. | Applicant |
| US6028333(A) | 2000-02-01 | Yamazaki et al. | Examiner |
| EP553775 | 1993-08-01 | Applicant | |
| EP554063 | 1993-08-01 | Applicant | |
| EP650197 | 1995-04-01 | Applicant | |
| JP53144297 | 1978-12-01 | Applicant | |
| JP54-70762 | 1979-06-01 | Applicant | |
| JP55-011329 | 1980-01-01 | Applicant | |
| JP57-99778 | 1982-06-01 | Applicant | |
| JP58-23479 | 1983-02-01 | Applicant | |
| JP58-32466 | 1983-02-01 | Applicant | |
| JP58-023479 | 1983-02-01 | Applicant | |
| JP58-81972 | 1983-05-01 | Applicant | |
| JP58-115864 | 1983-07-01 | Applicant | |
| JP58-118154 | 1983-07-01 | Applicant | |
| JP58-124273 | 1983-07-01 | Applicant | |
| JP58-158967 | 1983-09-01 | Applicant | |
| JP58-206121 | 1983-12-01 | Applicant | |
| JP58-206163 | 1983-12-01 | Applicant | |
| JP59-33877 | 1984-02-01 | Applicant | |
| JP59-159544 | 1984-09-01 | Applicant | |
| JP60-55665 | 1985-03-01 | Applicant | |
| JP60-098680 | 1985-06-01 | Applicant | |
| JP60-109282 | 1985-06-01 | Applicant | |
| JP60-113971 | 1985-06-01 | Applicant | |
| JP60-245172 | 1985-12-01 | Applicant | |
| JP61004021 | 1986-01-01 | Applicant | |
| JP61-87371 | 1986-05-01 | Applicant | |
| JP61-187274 | 1986-08-01 | Applicant | |
| JP61-224360 | 1986-10-01 | Applicant | |
| JP61-263273 | 1986-11-01 | Applicant | |
| JP62-124769 | 1987-06-01 | Applicant | |
| JP62-269358 | 1987-11-01 | Applicant | |
| JP62-282464 | 1987-12-01 | Applicant | |
| JP63-178560 | 1988-07-01 | Applicant | |
| JP1-183853 | 1989-07-01 | Applicant | |
| JP2-103925 | 1990-04-01 | Applicant | |
| JP2-130912 | 1990-05-01 | Applicant | |
| JP2-207537 | 1990-08-01 | Applicant | |
| JP2-306664 | 1990-12-01 | Applicant | |
| JP2-307273 | 1990-12-01 | Applicant | |
| JP3-154383 | 1991-07-01 | Applicant | |
| JP4-88642 | 1992-03-01 | Applicant | |
| JP4-220627 | 1992-08-01 | Applicant | |
| JP4-242724 | 1992-08-01 | Applicant | |
| JP4-242725 | 1992-08-01 | Applicant | |
| JP4-267563 | 1992-09-01 | Applicant | |
| JP4-360580 | 1992-12-01 | Applicant | |
| JP5-107558 | 1993-04-01 | Applicant | |
| JP5-114724 | 1993-05-01 | Applicant | |
| JP5-121440 | 1993-05-01 | Applicant | |
| JP5-142577 | 1993-06-01 | Applicant | |
| JP5-166837 | 1993-07-01 | Applicant | |
| JP5-249495 | 1993-09-01 | Applicant | |
| JP5-275448 | 1993-10-01 | Applicant | |
| JP6-13397 | 1994-01-01 | Applicant | |
| JP6-82818 | 1994-03-01 | Applicant | |
| JP6-102531 | 1994-04-01 | Applicant | |
| JP6-250212 | 1994-09-01 | Applicant | |
| JP6-250214 | 1994-09-01 | Applicant | |
| KR92-704262 | 1992-12-01 | Applicant | |
| KR93-15063 | 1993-07-01 | Applicant | |
| KR94-3086 | 1994-02-01 | Applicant |
Non-Patent Literature (8)
- Wolf et al., “Silicon Processing for the VLSI Era”, pp. 175-180 and 323-325, 1986, vol. 1: Process Technology.Applicant
- Inventors: Jun Koyama et al., Specification and Drawings for U.S. patent application Ser. No. 09/448,756, Filing Date: Nov. 24, 1999, 38 pages, “Redundancy Shift Register Circuit for Driver Circuit in Active Matrix Type Liquid Crystal Display Device”.Applicant
- Inventors: Jun Koyama et al., Specification and Drawings for U.S. patent application Ser. No. 09/448,463, Filing Date: Nov. 24, 1999, 41 pages, “Redundancy Shift Register Circuit for Driver Circuit in Active Matrix Type Liquid Crystal Display Device”.Applicant
- Inventor: Shunpei Yamazaki, Specification and Drawings for U.S. patent application Ser. No. 09/832,844, Filing Date: Apr. 12, 2001, 44 pages, “Electro-Optical Device and Method for Manufacturing the Same”.Applicant
- Wolf et al., “Silicon Processing for the VLSI Era”, pp. 175-180 and 323-325, 1986, vol. 1: Processing Tecnology.Applicant
- U.S. patent application Ser. No. 09/448,756, Jun Koyama et al., filed Nov. 24, 1999, 38 pages, “Redundancy Shift Register Circuit for Driver Circuit in Active Matrix Type Liquid Crystal Display Device”.Applicant
- U.S. patent application Ser. No. 09/448,463, Jun Koyama et al., filed Nov. 24, 1999, 41 pages, “Redundancy Shift Register Circuit for Driver Circuit in Active Matrix Type Liquid Crystal Display Device”.Applicant
- U.S. patent application Ser. No. 09/832,844, Shunpei Yamazaki, filed Apr. 12, 2001, 44 pages, “Electro-Optical Device and Method for Manufacturing the Same”.Applicant