US 6,407,452 B1Grant
Integrated circuitry and method of restricting diffusion from one material to another
Issue Date:2002-06-18
•13 Claims
•3 Drawing Sheets
Abstract
The invention includes methods of restricting diffusion between materials. First and second different materials which are separated by a barrier layer capable of restricting diffusion of material between the first and second materials are provided. The barrier layer is formed by forming a first layer of a third material over the first material. A second layer of the third material is formed on the first layer. The second material is formed over the second layer of the third material. In another aspect, the invention relates to diffusion barrier layers. In one implementation, such a layer comprises a composite of two immediately juxtaposed and contacting, yet discrete, layers of the same material. In another aspect, the invention relates to integrated circuitry. In one implementation, a semiconductive substrate has a conductive diffusion region formed therein. An insulative dielectric layer is received over the substrate and has a conductive contact formed therein which is in electrical connection with the diffusion region. The conductive contact comprises a conductive barrier layer proximate the diffusion region. The conductive barrier layer comprises a composite of two immediately juxtaposed and contacting, yet discrete, layers of the same conductive material.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- Vishnu K. Agarwal
- Garo J. Derderian
Application Information
Application Number:US 09/611,586
Filing Date:2000-07-07
Priority Date:1998-04-10
Art Unit:7
Classifications
IPC:
H01L 2348
Field of Search:
257764257750257751438653438626438643438622438644438648
Patent Drawings (3 sheets)
Description
[0002] This application is a division of Ser. No. 09/058,612, filed Apr. 10, 1998.
Technical Field
[0003] This invention relates to integrated circuitry and to methods of restricting diffusion from one material to another.
Background of the Invention
[0004] Diffusion barriers are commonly employed in semiconductor wafer fabrication to restrict diffusion between materials, such as preventing diffusion of dopant from one material to another. Diffusion barrier layer materials can be conductive or insulative. Titanium nitride and titanium are example diffusion barrier materials which are conductive. Such materials can be used, for example, at the base of a contact over or to a diffusion region in a semiconductive substrate, and be positioned intermediate the diffusion region and an overlying conductive layer.
[0005] Diffusion barriers can also be crystalline or amorphous. When comprised of a crystalline material, grain boundaries of the crystals which extend all through the layer adversely impact the material's diffusion barrier properties. This is due to potential pathways for diffusion of material along the grain boundaries being created from one surface of the layer to another. It would be desirable to develop methods and constructions which produce better barrier layer materials or constructions which are less susceptible to material diffusion along grain boundaries.
Summary of the Invention
[0006] The invention in one aspect includes methods of restricting diffusion between materials. In one implementation, a method includes providing first and second different materials which are separated by a barrier layer capable of restricting diffusion of material between the first and second materials. The barrier layer being formed by forming a first layer of a third material over the first material. A second layer of the third material is formed on the first layer. The second material is formed over the second layer of the third material.
[0007] In another aspect, the invention relates to diffusion barrier layers. In one implementation, such a layer comprises a composite of two immediately juxtaposed and contacting, yet discrete, layers of the same material.
[0008] In another aspect, the invention relates to integrated circuitry. In one implementation, a semiconductive substrate has a conductive diffusion region formed therein. An insulative dielectric layer is received over the substrate and has a conductive contact formed therein which is in electrical connection with the diffusion region. The conductive contact comprises a conductive barrier layer proximate the diffusion region. The conductive barrier layer comprises a composite of two immediately juxtaposed and contacting, yet discrete, layers of the same conductive material.
Brief Description of the Drawings
[0009] Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
[0010] FIG. 1 is a diagrammatic sectional view of a wafer fragment at one processing step in accordance with the invention.
[0011] FIG. 2 is a view of the FIG. 1 wafer fragment at a step subsequent to that shown by FIG. 1.
[0012] FIG. 3 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 2.
[0013] FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 3.
[0014] FIG. 5 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 4.
Detailed Description of the Preferred Embodiments
[0015] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
[0016] A semiconductor wafer in process in accordance with one aspect of the invention is indicated in FIG. 1 with reference numeral 30. Such comprises a bulk monocrystalline silicon substrate 32 having a conductive diffusion region 34 formed therein. In the context of this document, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
[0017] An insulative dielectric layer 36 is formed over substrate 32. Exemplary materials are Si3N4, SiO2and doped SiO2such as borophosphosilicate glass. A contact opening 37 is formed therein to diffusion region 34. A first layer of material 45 is formed within opening 37. Example materials include electrically conductive TiN, WN, TaN, Ta, WxSiyNz, TixSiyNz, TaxSiyNz, TixAlyNz, TaxAlyNz, and mixtures thereof where “x” preferably ranges from 0.3 to 0.7, “y” ranges from 0.5 to 2.0, and “z” is equal to 1−x−y. Layer 45 is preferably deposited by chemical vapor deposition (CVD). The illustrated construction can be produced by CVD followed by a planarization process such as chemical-mechanical polishing. Some of the material of layer 45 might also adhere to the walls of contact opening 37 (not shown). Layer 45 as initially formed can be either crystalline or amorphous, with an initial amorphous structure being preferred and shown. Regardless, layer 45 is preferably subsequently annealed at a temperature of at least 300° C. for a time period sufficient to achieve a selected crystalline structure intended to densify and improve conductivity of the material (FIG. 2). Exemplary anneal conditions include a temperature range of from about 300° C. to about 1200° C. at a pressure of from about 2 mTorr to about 5 atm for a treatment time of anywhere from about 1 minute to 2 hours. Unfortunately as described above with respect to the prior art, such annealing can cause sufficient crystallization to form singular grains at various locations throughout layer 45 having grain boundaries which extend from one surface of the layer to the other, as shown.
[0018] Referring to FIG. 3, a second layer 43 of the same material of layer 45 is formed on first layer 45 after the preferred layer 45 annealing, forming a composite layer 40 proximate diffusion region 34. Second layer 43 is also preferably chemical vapor deposited as above, and can initially be formed to be amorphous or crystalline. Preferably, it is initially formed to be amorphous as shown. Further, the thickness of first layer 45 of the first material is preferably chosen to be from about 10% to about 90% of the finished combined thickness of first layer 45 and second layer 43. An exemplary thickness range for the combination of layers 18 and 20 is from 60 Angstroms to 1000 Angstroms. It is most preferable that second layer 43 not be exposed to a temperature of 500° C. or greater before deposition of any subsequent layer thereover. In certain instances, exposure to such temperature for a sufficient period of time could cause complete crystal realignment relative to composite layer 40, and undesirably form grain boundaries which extend from the base of layer 45 clear through to the top of layer 43.
[0019] Referring to FIG. 4, a plugging material 42 is formed over second layer 43 and is planarized. Example materials include any conductive material, such as conductively doped semiconductive material such as polysilicon. Other examples include tungsten, titanium and titanium nitride. Material 42 and/or any intervening layer provided over layer 43 are chosen and deposited in such a way that a degree of desired stress (either tensile of compressive) will be imparted into layer 43, either during deposition or subsequently, when it is heated. Such stress can largely prevent complete recrystallization of the same material of layers 43 and 45.
[0020] Referring to FIG. 5, layer 43 is preferably ultimately annealed either with a dedicated anneal step or in conjunction with other wafer processing to render it substantially crystalline in its finished composition.
[0021] Accordingly in the above described preferred embodiment, first layer 45 of diffusion barrier layer 40 is preferably essentially provided with a selected finished crystalline structure prior to formation of second layer 43 thereon. Also in the preferred embodiment, the final composition of second layer 43 is desirably ultimately formed to be crystalline, although alternately such could remain amorphous if so initially deposited. Where both of layers 43 and 45 are crystalline in their final form, an interface line 47 essentially forms therebetween where such discrete layers contact. Interface line 47 is characterized by a perceptible change in crystallinity from one layer to the other, such as shown or evidenced in this example by a substantial lateral shift or displacement in grain boundaries from one layer to the other.
[0022] Accordingly, the finished construction includes a contact 38 formed within opening 37 in electrical connection with diffusion region 34 through a conductive barrier layer 40. Accordingly, materials 42 and 34 constitute different first and second materials separated by a barrier layer 40 which is capable of restricting diffusion of material therebetween. Diffusion barrier layer 40 can be considered as a composite of two immediately juxtaposed and contacting, yet discrete, layers of the same material.
[0023] In the context of this embodiment, such diffusion barrier layers are electrically conductive to provide good electrical contact between materials 34 and 42. However in other applications, it may be desirable that the diffusion barrier layer be formed of an electrically insulative material.
[0024] In all embodiments, fluorine or other grain boundary passivation treatments can also be conducted relative to the respective first and second layers of material intermediate or after such layers have been deposited. Example such treatments are described in our U.S. Pat. No. 5,665,611 and references cited therein.
[0025] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. An integrated circuit comprising:
a semiconductive substrate having an insulative material received thereover;
a conductive contact formed through the insulative material to the semiconductive substrate, the conductive contact comprising:
a crystalline conductive diffusion barrier layer material within the contact opening received over the semiconductive substrate;
an amorphous layer of the same conductive diffusion barrier layer material over and contacting the crystalline conductive diffusion barrier layer material; and
a conductive plugging material different from the conductive diffusion barrier layer material within the contact opening.
2. The integrated circuitry of claim 1 wherein the same material is selected from the group consisting of TiN, WN, TaN, Ta, WxSiyNz, TixSiyNz, TaxSiyNz, TixAlyNz, TaxAlyNz, and mixtures thereof.
3. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises TiN.
4. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises WN.
5. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises TaN.
6. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises Ta.
7. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises WxSiyNz.
8. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises TixSiyNz.
9. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises TaxSiyNz.
10. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises TixAlyNz.
11. The integrated circuitry of claim 1 wherein the conductive diffusion barrier layer material comprises TaxAlyNz.
12. The integrated circuitry of claim 1 wherein the semiconductive material comprises a conductive diffusion region formed within the semiconductive substrate.
13. The integrated circuitry of claim 1 wherein the semiconductive material comprises a conductive diffusion region within the semiconductive substrate to which the conductive contact electrically connects.
Patent Citations (91)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4333808(A) | 1982-06-01 | Bhattacharyya et al. | Applicant |
| US4464701(A) | 1984-08-01 | Roberts et al. | Applicant |
| US4891682(A) | 1990-01-01 | Yusa et al. | Applicant |
| US4952904(A) | 1990-08-01 | Johnson et al. | Applicant |
| US5053917(A) | 1991-10-01 | Miyasaka et al. | Applicant |
| US5079191(A) | 1992-01-01 | Shinriki et al. | Applicant |
| US5142438(A) | 1992-08-01 | Reinberg et al. | Applicant |
| US5191510(A) | 1993-03-01 | Huffman | Applicant |
| US5234556(A) | 1993-08-01 | Oishi et al. | Applicant |
| US5279985(A) | 1994-01-01 | Kamiyama | Applicant |
| US5293510(A) | 1994-03-01 | Takenaka | Applicant |
| US5316982(A) | 1994-05-01 | Taniguchi | Applicant |
| US5330935(A) | 1994-07-01 | Dobuzinsky et al. | Applicant |
| US5335138(A) | 1994-08-01 | Sandhu et al. | Applicant |
| US5348894(A) | 1994-09-01 | Gnade et al. | Applicant |
| US5352623(A) | 1994-10-01 | Kamiyama | Applicant |
| US5362632(A) | 1994-11-01 | Mathews | Applicant |
| US5372859(A) | 1994-12-01 | Thakoor | Applicant |
| US5397446(A) | 1995-03-01 | Ishihara et al. | Applicant |
| US5411912(A) | 1995-05-01 | Sakamoto | Examiner |
| US5442213(A) | 1995-08-01 | Okudaira | Applicant |
| US5452178(A) | 1995-09-01 | Emish et al. | Applicant |
| US5466629(A) | 1995-11-01 | Mihara et al. | Applicant |
| US5468687(A) | 1995-11-01 | Carl et al. | Applicant |
| US5471364(A) | 1995-11-01 | Summerfelt et al. | Applicant |
| US5504041(A) | 1996-04-01 | Summerfelt | Applicant |
| US5508953(A) | 1996-04-01 | Fukuda et al. | Applicant |
| US5509221(A) | 1996-04-01 | Kamiyama | Examiner |
| US5510651(A) | 1996-04-01 | Maniar et al. | Applicant |
| US5552337(A) | 1996-09-01 | Kwon et al. | Applicant |
| US5555486(A) | 1996-09-01 | Kingon et al. | Applicant |
| US5561307(A) | 1996-10-01 | Mihara et al. | Applicant |
| US5585300(A) | 1996-12-01 | Summerfelt | Applicant |
| US5617290(A) | 1997-04-01 | Kulwicki et al. | Applicant |
| US5641702(A) | 1997-06-01 | Imai et al. | Applicant |
| US5654222(A) | 1997-08-01 | Sandhu et al. | Applicant |
| US5661319(A) | 1997-08-01 | Fujii et al. | Applicant |
| US5663088(A) | 1997-09-01 | Sandhu et al. | Applicant |
| US5668040(A) | 1997-09-01 | Byun | Applicant |
| US5688724(A) | 1997-11-01 | Yoon et al. | Applicant |
| US5723382(A) | 1998-03-01 | Sandhu et al. | Examiner |
| US5728603(A) | 1998-03-01 | Emesh et al. | Applicant |
| US5741626(A) | 1998-04-01 | Jain et al. | Examiner |
| US5780359(A) | 1998-07-01 | Brown et al. | Applicant |
| US5786248(A) | 1998-07-01 | Schuegraf | Applicant |
| US5790366(A) | 1998-08-01 | Desu et al. | Applicant |
| US5798903(A) | 1998-08-01 | Dhote et al. | Applicant |
| US5807774(A) | 1998-09-01 | Desu et al. | Applicant |
| US5814852(A) | 1998-09-01 | Sandhu et al. | Applicant |
| US5834345(A) | 1998-11-01 | Shimizu | Applicant |
| US5837591(A) | 1998-11-01 | Shimada et al. | Applicant |
| US5837593(A) | 1998-11-01 | Park et al. | Applicant |
| US5838035(A) | 1998-11-01 | Ramesh | Applicant |
| US5843830(A) | 1998-12-01 | Graettinger et al. | Applicant |
| US5844771(A) | 1998-12-01 | Graettinger et al. | Applicant |
| US5858873(A) | 1999-01-01 | Vitkavage et al. | Examiner |
| US5872696(A) | 1999-02-01 | Peters et al. | Examiner |
| US5876788(A) | 1999-03-01 | Bronner et al. | Examiner |
| US5888295(A) | 1999-03-01 | Sandhu et al. | Applicant |
| US5899740(A) | 1999-05-01 | Kwon | Applicant |
| US5910218(A) | 1999-06-01 | Park et al. | Applicant |
| US5910880(A) | 1999-06-01 | DeBoer et al. | Applicant |
| US5916634(A) | 1999-06-01 | Fleming et al. | Applicant |
| US5919531(A) | 1999-07-01 | Arkles et al. | Applicant |
| US5930584(A) | 1999-07-01 | Sun et al. | Applicant |
| US5933316(A) | 1999-08-01 | Ramakrishnan et al. | Applicant |
| US5955758(A) | 1999-09-01 | Sandhu et al. | Applicant |
| US5970369(A) | 1999-10-01 | Hara et al. | Applicant |
| US5985714(A) | 1999-11-01 | Sandhu et al. | Applicant |
| US5990507(A) | 1999-11-01 | Mochizuki et al. | Applicant |
| US6010744(A) | 2000-01-01 | Buskirk et al. | Applicant |
| US6010931(A) | 2000-01-01 | Sun et al. | Examiner |
| US6015989(A) | 2000-01-01 | Horikawa et al. | Applicant |
| US6017789(A) | 2000-01-01 | Sandhu et al. | Applicant |
| US6027969(A) | 2000-02-01 | Huang et al. | Applicant |
| US6028359(A) | 2000-02-01 | Merchant et al. | Examiner |
| US6028360(A) | 2000-02-01 | Nakamura et al. | Applicant |
| US6037205(A) | 2000-03-01 | Huh et al. | Examiner |
| US6046469(A) | 2000-04-01 | Yamazaki et al. | Applicant |
| US6048764(A) | 2000-04-01 | Suzuki et al. | Examiner |
| US6051859(A) | 2000-04-01 | Hosotani et al. | Applicant |
| US6054730(A) | 2000-04-01 | Noguchi | Applicant |
| US6081034(A) | 2000-06-01 | Sandhu et al. | Examiner |
| US6090659(A) | 2000-07-01 | Laibowitz et al. | Applicant |
| US6143597(A) | 2000-11-01 | Matsuda et al. | Applicant |
| US6150208(A) | 2000-11-01 | Deboer et al. | Applicant |
| US6150706(A) | 2000-11-01 | Thakur et al. | Examiner |
| US6168985(B1) | 2001-01-01 | Asano et al. | Examiner |
| US6180481(B1) | 2001-01-01 | Deboer et al. | Examiner |
| US6197653(B1) | 2001-03-01 | Khamankar et al. | Examiner |
| US6275370(B2) | 2001-08-01 | Gnade et al. | Applicant |
Non-Patent Literature (19)
- U.S. application No. 09/098,035, Deboer et al., filed Jun 1998.Applicant
- U.S. application No. 09/185,412, Graettinger, et al., filed Nov. 1998.Applicant
- U.S. application No. 09/059,057, Agarwal et al., filed Apr. 1998.Applicant
- U.S. application No. 09/033,063, Al-Shareef et al., filed Feb. 1998.Applicant
- U.S. application No. 09/033,064, Al-Shareef et al., filed Feb. 1998.Applicant
- U.S. application No. 09/083,257, Al-Shareef et al., filed May 1998.Applicant
- U.S. application No. 09/137,780, Al-Shareef et al., filed Aug. 1998.Applicant
- U.S. application No. 09/074,638, Agarwal et al., filed May 1998.Applicant
- U.S. application No. 09/058,612, Agarwal.Applicant
- U.S. application No. 08/994,054, Parekh.Applicant
- U.S. application No. 09/122,473, Schuegraf, filed Jul. 1998.Applicant
- U.S. application No. 09/086,389, Sandhu et al., filed May 1998.Applicant
- U.S.application No. 09/098,035, DeBoer et al., filed Jun. 1998.Applicant
- U.S. application No. 09/185,412, Graettinger et al., filed Nov. 1998.Applicant
- U.S. application No. 09/299,518, DeBoer et al.Applicant
- Kamiyama, S., et. al., “Highly Reliable 2.5nm Ta2O5Capacitor Process Technology for 256Mbit DRAMs”, 1991 IEEE, pp. 827-830.Applicant
- Kamiyama, S., et. al., “Ultrathin Tantalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation prior to Low Pressure Chemical Vapor Deposition”, J. Electrochem. Soc., vol. 140, No. 6, Jun. 1993, pp. 1617-1625.Applicant
- Eimori, T., et. al., “A Newly Designed Planar Stacked Capacitor Cell with High dielectric Constant Film for 256M bit DRAM”, 1993 IEEE, pp. 631-634.Applicant
- U.S. application No. 09/098,035, DeBoer et al., filed Jun. 1998.Applicant