US 6,239,459 B1Grant

Capacitors, methods of forming capacitors and integrated circuitry

Issue Date:2001-05-29

•30 Claims

•2 Drawing Sheets

Abstract

In accordance with one implementation the invention, a capacitor comprises two conductive capacitor electrodes separated by a capacitor dielectric layer, with at least one of the capacitor electrodes comprising at least one of Pt and Pd, and also comprising another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions. In accordance with another implementation, integrated circuitry includes a conductive silicon containing electrode projecting from a circuit node. A capacitor is received over the silicon containing electrode and comprises a first capacitor electrode having at least one of Pt and Pd, and also comprising another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions. A high K capacitor dielectric layer received over the first capacitor electrode. A second capacitor electrode is received over the high K capacitor dielectric layer. In another implementation, a capacitor electrode comprises at least one of Pt and Pd and a conductive metal oxide, with the electrode having a base and a pair of walls projecting upwardly therefrom. The base has a greater concentration of the conductive metal oxide than any concentration of the conductive metal oxide in the walls. Methods of fabricating capacitors are also disclosed.

Metadata

Assignee

Micron Technology, Inc.

Inventors

Husam N. Al-Shareef
Scott Jeffery DeBoer
Randhir P. S. Thakur

Application Information

Application Number:US 09/393,078

Filing Date:1999-09-07

Priority Date:1998-05-21

Art Unit:7

Classifications

IPC:

H01L 27108H01L 2976

Field of Search:

257306257296257295

Patent Drawings (2 sheets)

Description

[0002] This patent application is a continuation resulting from U.S. patent application Ser. No. 09/083,257, now abandoned which was an application filed on May 21, 1998.

Technical Field

[0003] This invention relates to capacitors, to methods of forming capacitors and to integrated circuitry.

Background of the Invention

[0004] As DRAMs increase in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature size continues to become smaller and smaller, development of improved materials for cell dielectrics as well as the cell structure are important. The feature size of 256 Mb DRAMs will be on the order of 0.25 micron or less, and conventional dielectrics such as SiO₂and Si₃N₄might not be suitable because of small dielectric constants.

[0005] Highly integrated memory devices, such as 256 Mbit DRAMs, are expected to require a very thin dielectric film for the 3-dimensional capacitor of cylindrically stacked or trench structures. To meet this requirement, the capacitor dielectric film thickness will be below 2.5 nm of SiO₂equivalent thickness.

[0006] Insulating inorganic metal oxide materials, such as ferroelectric materials or perovskite material or pentoxides such as tantalum pentoxide, have high dielectric constants and low leakage current which make them attractive as cell dielectric materials for high density DRAMs and non-volatile memories. Perovskite material and other ferroelectric materials exhibit a number of unique and interesting properties. One such property of a ferroelectric material is that it possesses a spontaneous polarization that can be reversed by an applied electric field. Specifically, these materials have a characteristic temperature, commonly referred to as the transition temperature, at which the material makes a structural phase change from a polar phase (ferroelectric) to a non-polar phase, typically called the paraelectric phase.

[0007] Despite the advantages of high dielectric constants and low leakage, insulating inorganic metal oxide materials suffer from many drawbacks. For example, all of these materials incorporate oxygen or are otherwise exposed to oxygen for densification to produce the desired capacitor dielectric layer. Unfortunately, the provision of such layers or subjecting such layers to oxidation densification also undesirably oxidizes the underlying bottom or lower storage node plate, which is typically conductively doped polysilicon. For example, Ta₂O₅is typically subjected to an anneal in the presence of an oxygen ambient. The anneal drives any carbon present out of the layer and advantageously injects additional oxygen into the layer such that the layer uniformly approaches a stoichiometry of five oxygen atoms for every two tantalum atoms. The oxygen anneal is commonly conducted at a temperature of from about 400° C. to about 1000° C. utilizing one or more of O₃, N₂O and O₂. The oxygen containing gas is typically flowed through a reactor at a rate of from about 0.5 slm to about 10 slm.

[0008] Due to the highly oxidizable nature of polysilicon, alternate materials for capacitor electrodes have been considered. Noble metals, such as platinum or palladium, are examples. Such metals are extremely resistant to oxidation, but can be diffusive to oxygen. Certain capacitor constructions might utilize platinum electrodes over conductive silicon nodes. In such instances, oxygen diffusion through platinum or palladium could react with the silicon creating a secondary capacitor or insulative barrier.

[0009] An art accepted solution to avoiding oxidation of silicon is to provide an intervening oxidation barrier layer thereover. This layer is accordingly desirably highly electrically conductive. There are a limited number of oxidation barrier materials which are conductive. Further even with oxidation barriers, some oxidation of the underlying silicon can occur at the more elevated oxidation anneal temperatures for the high K dielectric materials. High temperature anneals in non-oxidizing atmospheres have been used as a substitute for the oxygen anneal. Such have the advantage of achieving or repairing crystal structure without oxidizing the underlying silicon. However, the lack of oxygen prevents significant densification and homogenous production of the stoichiometric oxide. Thus, less than desirable dielectric constant will typically be achieved.

Summary of the Invention

[0010] In accordance with one implementation the invention, a capacitor comprises two conductive capacitor electrodes separated by a capacitor dielectric layer, with at least one of the capacitor electrodes comprising at least one of Pt and Pd, and also comprises another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions. In accordance with another implementation, integrated circuitry includes a conductive silicon containing electrode projecting from a circuit node. A capacitor is received over the silicon containing electrode and comprises a first capacitor electrode having at least one of Pt and Pd, and also comprising another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions. A high K capacitor dielectric layer is received over the first capacitor electrode. A second capacitor electrode is received over the high K capacitor dielectric layer. In another implementation, a capacitor electrode comprises at least one of Pt and Pd and a conductive metal oxide, with the electrode having a base and a pair of walls projecting upwardly therefrom. The base has a greater concentration of the conductive metal oxide than any concentration of the conductive metal oxide in the walls. Methods of fabricating capacitors are also disclosed.

Brief Description of the Drawings

[0011] Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

[0012] FIG. 1 is a diagrammatic view of a semiconductor wafer fragment at one processing step in accordance with the invention.

[0013] FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 1.

[0014] FIG. 3 is a view an alternate embodiment semiconductor wafer fragment processed in accordance with the invention.

Detailed Description of the Preferred Embodiments

[0015] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).

[0016] Referring to FIG. 1, a semiconductor wafer fragment or substrate is indicated generally with reference numeral 10. To aid in interpretation of the claims that follow, the term “semiconductor substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductor substrates described above.

[0017] Fragment 10 comprises a bulk monocrystalline silicon substrate 12 having a conductive diffusion region 14 formed therein. An insulating dielectric layer 16, such as borophosphosilicate glass, is formed over bulk wafer 12 and is provided to have a planar upper surface. A contact opening 18 is formed through insulating layer 16 to diffusion region 14. Conductive plugging material 20 fills opening 18, with an example and preferred composition being conductively doped polysilicon. Such can be formed, for example, by chemical vapor deposition using SiH₄as a precursor gas at a temperature of 535° C. and a pressure of 200 mTorr, followed by a suitable crystallization anneal. Diffusion barrier layers might also be utilized in conjunction with material 20, either at the base proximate diffusion region 14 or proximate the upper surface of layer 16. Example materials are ruthenium and titanium nitride. For example, TiN can be formed by chemical-vapor deposition using an organic precursor. An example process utilizes precursors of ((CH₃)₂N)₄Ti at 150 sccm and N₂at 80 sccm at a temperature of 420° C. and a pressure of 0.7 Torr. The illustrated plugging construction can be produced by initially forming conductively doped polysilicon to overfill opening 18. Such layer can then be etched back by wet or dry etches, or by chemical-mechanical polishing, to a point where all of conductive material 20 has been removed from over the upper surface of insulating layer 16.

[0018] In the context of this example, conductive polysilicon plug 20 constitutes an electrode projecting from a circuit node, in this example with the circuit node being in the form of conductive diffusion region 14. Discussion proceeds in the preferred embodiment with respect to fabrication of a capacitor over polysilicon electrode 20.

[0019] Specifically, a capacitor electrode layer is deposited over the outer surface of layer 16 and in contact with plugging material 20. Such is patterned to form a first capacitor electrode 24. Such comprises at least one of Pt and Pd, and another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions. Examples of such additional metals include Ru, Ir, Mo, Rh, Re, and mixtures thereof. Electrode 24 is preferably formed to predominately comprise platinum or palladium, or a mixture thereof, and the additional metal. More preferably at least as initially formed, the capacitor electrode is provided to consist essentially of platinum or palladium, or a mixture thereof, and the additional metal. The additional metal or metals concentration in the capacitor electrode is preferably provided at a concentration of less than or equal to about 10% atomic, and more preferably less than or equal to 5% atomic and greater than 0.5% atomic.

[0020] An example technique for forming layer 24 comprises chemical vapor depositing the at least one of Pd and Pt with the other metal being provided within the electrode in situ during the chemical vapor deposition. Alternately by way of example only, capacitor electrode layer 24 can initially be formed by chemical vapor or other deposition methods, and the additional metal subsequently ion-implanted therein. An example chemical vapor deposition process for depositing elemental Pt utilizes a liquid precursor of methylcyclopentadienyl trimethyl platinum through which helium at a rate of 200 sccm is bubbled. Wafer temperature is maintained at 275° C., with pressure being 30 Torr. Where for example ruthenium is to be chemical vapor deposited in situ during formation of such platinum layer, an example process would include bubbling a carrier gas such as helium through a liquid precursor of ruthenium tricarbonyl cyclohexadienyl simultaneously with feeding the above example platinum precursor.

[0021] The additional or another metal can be provided to be substantially homogeneously distributed throughout electrode 24. Alternately and perhaps more preferably, such metal in the one electrode can be concentrated away from an overlying capacitor dielectric layer to be formed. Alternately considered, the metal can be formed to be concentrated more proximate to polysilicon plug 20. Positioning a greater concentration in this manner may facilitate function of the additional metal atoms as a diffusion barrier to silicon out-diffusion from plug 20 into or through electrode layer 24. Provision of such concentrated region of the subject metal more proximate plug 20 could be accomplished by selecting a suitable implant energy for ion implantation. Alternately, the precursor gas during an in situ chemical vapor deposition of layer 24 which provides the additional metal could be used initially and then terminated or reduced in flow.

[0022] A capacitor dielectric layer 26 is formed over first capacitor electrode 24. The invention is seen to have its greatest applicability where capacitor dielectric layer 26 is formed to be a high K and oxygen-containing dielectric layer. In the context of this document, “high K” defines any dielectric constant of at least 20. Example and preferred materials for layer 26 are (Ba,Sr)TiO₃, SrTiO₃, (Pb,Zr)TiO₃, Ta₂O₅and Nb₂O₅. As one example, a process for depositing (Ba,Sr)TiO₃includes utilizes precursors of Ba(DPM)₂, Sr(DPM)₂, and Ti(OC₃H₇)₄, and O₂at 0.5 Torr and 410° C., where “DPM” denotes dipivaloylmethanato. The oxide can be substantially amorphous or crystalline as formed depending in large part on the processing temperature, with a substantially amorphous layer being formed from the above precursor gases at a temperature of 410° C. Substrate 10 and accordingly high K capacitor dielectric layer 26 will then subjected to one or more annealings in the presence of oxygen atoms, for example as described above in the “Background” section.

[0023] Either during deposition of dielectric layer 26 or during its subsequent anneal, oxygen atoms can diffuse into electrode 24. Yet, interaction of such diffusing oxygen atoms with the subject additional or another metal provided within layer 24 is intended to result in reaction to form a conductive metal oxide, and thus in essence function as a barrier or restriction to undesired oxygen diffusion to the silicon of plug 20. The subject conductive oxides that form are generally also inherently good barriers to further oxygen diffusion.

[0024] A second capacitor electrode layer 30 is thereafter deposited over capacitor dielectric layer 26. A preferred material for layer 30 is TiN. A diffusion barrier layer might also be provided intermediate layers 26 and 30. The layers are subsequently patterned to form capacitor 31 (FIG. 2).

[0025] After fabrication and depending upon the degree of oxygen diffusion and reaction to form conductive metal oxides, capacitor electrode 24 will include a combination of at least one of platinum and palladium (or a mixture thereof), the additional unreacted metal, and conductive metal oxide produced from the reacted additional metal. Whether present in metallic form or conductive metal oxide, the presence of the combination of these two materials in the preferred embodiment will be less than or equal to 10% atomic, with a concentration of from about 0.5% to about 5% atomic being preferred. Further preferably, capacitor electrode 24 predominately comprises some combination of Pt and/or Pd, the additional unreacted metal, and conductive metal oxide produced from the reacted additional metal. Most preferably, capacitor electrode 24 consists essentially of some combination of Pt and/or Pd, the additional unreacted metal, and conductive metal oxide produced from the reacted additional metal.

[0026] FIG. 3 depicts implementation of the invention in fabrication of DRAM circuitry. A wafer fragment 29 comprises two memory cells, with each comprising a capacitor 36 and a shared bit contact 46. Capacitors 36 electrically connect with substrate diffusion regions 34 through silicide regions 33. For simplicity, capacitors 36 are shown as comprising a first capacitor electrode 38, a capacitor dielectric layer 40, and a second capacitor electrode/cell plate 42. Such can be fabricated of materials described above, preferably to include silicon, barrier layers and a high K oxygen containing capacitor dielectric layer. The high K oxygen containing capacitor dielectric layer is preferably processed as described above. A dielectric layer 44 is formed over second capacitor plate 42. A bit line 47 is fabricated in electrical connection with bit contact 46. Word lines 48 are fabricated to enable selective gating of the capacitors relative to bit contact 46.

[0027] First capacitor electrodes 38 respectively can be considered as having a base 39 and a pair of walls 41 projecting upwardly therefrom. As depicted, such is in the form of a container-like shape, with base 39 being substantially horizontally oriented and with walls 41 being perpendicularly oriented therefrom. Preferably, base 39 is fabricated to have a greater concentration of the additional metal than any concentration of the additional metal in walls 41. This will particularly result where the additional metal is provided after initial layer 38 deposition by subsequent ion implantation. Further, this is a region where the greatest concentration of such a material is desired, for example where an interface occurs with underlying silicon or silicide. In one considered embodiment, FIG. 3 depicts integrated circuitry in the form of DRAM, with base 39 having greater concentration of one or both of the another metal and conductive oxygen than occurs in walls 41.

[0028] Although both of the above preferred embodiments show the bottom capacitor electrode as comprising the Pt, Pd, conductive metal oxide and/or additional metal, the top capacitor electrode could alternately or additionally be formed to comprise such materials.

[0029] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims

What is claimed is:

1. Integrated circuitry comprising:

a conductive silicon containing electrode projecting from a circuit node; and

a capacitor received over the silicon containing electrode, the capacitor comprising:

a first capacitor electrode comprising at least one of Pt and Pd, and also comprising another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions, the first capacitor electrode having a base and a pair of walls projecting upwardly therefrom, the base having a greater concentration of the another metal than concentration of the another metal in the walls;

a high K capacitor dielectric layer received over the first capacitor electrode; and

a second capacitor electrode received over the high K capacitor dielectric layer.

2. The integrated circuitry of claim 1 wherein the one capacitor electrode predominately comprises the at least one of Pt and Pd, the another metal and conductive metal oxide.

3. The integrated circuitry of claim 1 comprising DRAM circuitry, said DRAM circuitry comprising word lines, bit lines and storage capacitors, the circuit node comprising a source/drain diffusion region operably proximate one of the word lines, the capacitor comprising a storage capacitor of the DRAM circuitry.

4. The integrated circuitry of claim 3 wherein the one capacitor electrode predominately comprises the at least one of Pt and Pd, the another metal and conductive metal oxide.

5. Integrated circuitry comprising:

a conductive silicon containing electrode projecting from a circuit node; and

a capacitor received over the silicon containing electrode, the capacitor comprising:

a first capacitor electrode comprising at least one of Pt and Pd and a conductive metal oxide, the first capacitor electrode having a base and a pair of walls projecting upwardly therefrom, the base having a greater concentration of the conductive metal oxide than concentration of the conductive metal oxide in the walls;

a capacitor dielectric layer received over the first capacitor electrode; and

a second capacitor electrode received over the capacitor dielectric layer.

6. The integrated circuitry of claim 5 comprising DRAM circuitry, said DRAM circuitry comprising word lines, bit lines and storage capacitors, the circuit node comprising a source/drain diffusion region operably proximate one of the word lines, the capacitor comprising a storage capacitor of the DRAM circuitry.

7. The integrated circuitry of claim 5 wherein the silicon containing electrode comprises a silicide.

8. The integrated circuitry of claim 5 wherein the silicon containing electrode comprises conductively doped polysilicon, the first capacitor electrode being formed in contact with the conductive polysilicon electrode.

9. The integrated circuitry of claim 5 wherein the first capacitor electrode predominately comprises the at least one of Pt and Pd, and conductive metal oxide.

10. The integrated circuitry of claim 5 wherein the first capacitor electrode consists essentially of the at least one of Pt and Pd, and the conductive metal oxide.

11. The integrated circuitry of claim 5 wherein the conductive metal oxide is present in the first electrode at a concentration of from about 0.5% to about 10% atomic.

12. The integrated circuitry of claim 5 wherein the conductive metal oxide is present in the first electrode at a concentration of from about 0.5% to about 5% atomic.

13. Integrated circuitry comprising:

a conductive silicon containing electrode projecting from a circuit node; and

a capacitor received over the silicon containing electrode, the capacitor comprising:

a first capacitor electrode comprising at least one of Pt and Pd and another metal capable of forming a conductive metal oxide when exposed to oxidizing conditions, the first capacitor electrode having a base and a pair of walls projecting upwardly therefrom, the base having a greater concentration of the another metal than concentration of the another metal in the walls;

a capacitor dielectric layer received over the first capacitor electrode; and

a second capacitor electrode received over the capacitor dielectric layer.

14. The integrated circuitry of claim 13 comprising DRAM circuitry, said DRAM circuitry comprising word lines, bit lines and storage capacitors, the circuit node comprising a source/drain diffusion region operably proximate one of the word lines, the capacitor comprising a storage capacitor of the DRAM circuitry.

15. The integrated circuitry of claim 13 wherein the silicon containing electrode comprises a silicide.

16. The integrated circuitry of claim 13 wherein the silicon containing electrode comprises conductively doped polysilicon, the first capacitor electrode being formed in contact with the conductive polysilicon electrode.

17. The integrated circuitry of claim 13 wherein the first capacitor electrode predominately comprises the at least one of Pt and Pd, and the another metal.

18. The integrated circuitry of claim 13 wherein the first capacitor electrode consists essentially of the at least one of Pt and Pd, and the another metal.

19. The integrated circuitry of claim 13 wherein the another conductive metal is present in the first electrode at a concentration of from about 0.5% to about 10% atomic.

20. The integrated circuitry of claim 13 wherein the another conductive metal is present in the first electrode at a concentration of from about 0.5% to about 5% atomic.

21. A capacitor comprising two conductive electrodes separated by a capacitor dielectric layer, at least one of the capacitor electrodes comprising at least one of Pt and Pd, and also comprising another metal which is capable of forming a conductive metal oxide when exposed to oxidizing conditions, the at least one capacitor electrode having a base and a pair of walls projecting upwardly therefrom, the base having a greater concentration of the another metal than concentration of the another metal in the walls.

22. The capacitor of claim 21 wherein the at least one capacitor electrode overlies a conductive node with which it electrically connects, the another metal being concentrated in the base away from the capacitor dielectric layer.

23. The capacitor of claim 21 wherein the at least one capacitor electrode overlies a conductive node with which it electrically connects, the another metal being concentrated in the base towards the conductive node and away from the capacitor dielectric layer.

24. The integrated circuitry of claim 21 wherein the another conductive metal is present in the at least one electrode at a concentration of from about 0.5% to about 10% atomic.

25. The integrated circuitry of claim 21 wherein the another conductive metal is present in the at least one electrode at a concentration of from about 0.5% to about 5% atomic.

26. A capacitor comprising two conductive electrodes separated by a capacitor dielectric layer, at least one of the capacitor electrodes comprising at least one of Pt and Pd, and also comprising a conductive metal oxide, the at least one capacitor electrode having a base and a pair of walls projecting upwardly therefrom, the base having a greater concentration of the conductive metal oxide than concentration of the another metal in the walls.

27. The capacitor of claim 26 wherein the at least one capacitor electrode overlies a conductive node with which it electrically connects, the conductive oxide being concentrated in the base away from the capacitor dielectric layer.

28. The capacitor of claim 26 wherein the at least one capacitor electrode overlies a conductive node with which it electrically connects, the conductive oxide being concentrated in the base towards the conductive node and away from the capacitor dielectric layer.

29. The integrated circuitry of claim 26 wherein the conductive oxide is present in the at least one electrode at a concentration of from about 0.5% to about 10% atomic.

30. The integrated circuitry of claim 26 wherein the conductive metal oxide is present in the at least one electrode at a concentration of from about 0.5% to about 5% atomic.

Patent Citations (60)

Patent	Date	Inventor	Cited By
US4333808	1982-06-01	Bhattacharyya et al.	Applicant
US4464701	1984-08-01	Roberts et al.	Applicant
US4891682	1990-01-01	Yusa et al.	Applicant
US4952904	1990-08-01	Johnson et al.	Applicant
US5053917	1991-10-01	Miyasaka et al.	Applicant
US5079191	1992-01-01	Shinriki et al.	Applicant
US5142438	1992-08-01	Reinberg et al.	Applicant
US5191510	1993-03-01	Huffman	Applicant
US5234556	1993-08-01	Oishi et al.	Applicant
US5279985	1994-01-01	Kamiyama et al.	Applicant
US5293510	1994-03-01	Takenaka	Applicant
US5316982	1994-05-01	Taniguchi	Applicant
US5330935	1994-07-01	Dobuzinsky et al.	Applicant
US5335138	1994-08-01	Sandhu et al.	Applicant
US5348894	1994-09-01	Gnade et al.	Applicant
US5352623	1994-10-01	Kamiyama	Applicant
US5362632	1994-11-01	Mathews	Applicant
US5372859	1994-12-01	Thakoor	Applicant
US5397446	1995-03-01	Ishihara et al.	Applicant
US5442213	1995-08-01	Okudaira	Applicant
US5466629	1995-11-01	Mihara et al.	Applicant
US5468687	1995-11-01	Carl et al.	Applicant
US5471364	1995-11-01	Summerfelt et al.	Applicant
US5504041	1996-04-01	Summerfelt	Applicant
US5508953	1996-04-01	Fukuda et al.	Applicant
US5510651	1996-04-01	Maniar et al.	Applicant
US5552337	1996-09-01	Kwon et al.	Applicant
US5555486	1996-09-01	Kingon et al.	Applicant
US5561307	1996-10-01	Mihara et al.	Applicant
US5585300	1996-12-01	Summerfelt	Applicant
US5617290	1997-04-01	Kulwicki et al.	Applicant
US5641702	1997-06-01	Imai et al.	Applicant
US5654222	1997-08-01	Sandhu et al.	Applicant
US5663088	1997-09-01	Sandhu et al.	Applicant
US5688724	1997-11-01	Yoon et al.	Applicant
US5728603	1998-03-01	Emesh et al.	Applicant
US5780359	1998-07-01	Brown et al.	Applicant
US5786248	1998-07-01	Schuegraf	Applicant
US5790366	1998-08-01	Desu et al.	Applicant
US5798903	1998-08-01	Dhote et al.	Applicant
US5814852	1998-09-01	Sandhu et al.	Applicant
US5837591	1998-11-01	Shimada et al.	Applicant
US5837593	1998-11-01	Park et al.	Applicant
US5838035	1998-11-01	Ramesh	Applicant
US5843830	1998-12-01	Graettinger et al.	Applicant
US5844771	1998-12-01	Graettinger et al.	Applicant
US5899740	1999-05-01	Kwon	Applicant
US5910218	1999-06-01	Park et al.	Applicant
US5916634	1999-06-01	Fleming et al.	Applicant
US5930584	1999-07-01	Sun et al.	Applicant
US5990507	1999-11-01	Mochizuki et al.	Examiner
US6010744	2000-01-01	Buskirk et al.	Applicant
US6015989	2000-01-01	Horikawa et al.	Examiner
US6027969	2000-02-01	Huang et al.	Examiner
US6028360	2000-02-01	Nakamura et al.	Examiner
US6051859	2000-04-01	Hosotani et al.	Examiner
JP1-222469	1989-05-01		Applicant
JP5-221644	1993-08-01		Applicant
JP405343641	1993-12-01		Applicant
JP6-021333	1994-01-01		Applicant

Non-Patent Literature (26)

U.S. application No. 08/994,054, Parekh et al., filed Dec. 19, 1997.Applicant
U.S. application No. 09/033,063, Al-Shareef et al., filed Feb. 28, 1998.Applicant
U.S. application No. 09/033,064, Al-Shareef et al., filed Feb. 28,1998.Applicant
U.S. application No. 09/058,612, Agarwal et al., filed Apr. 10, 1998.Applicant
U.S. application No. 09/059,057, Agarwal et al., filed Apr. 10, 1998.Applicant
U.S. application No. 09/074,638, Agarwal et al., filed May 7, 1998.Applicant
U.S. application No. 09/086,389, Sandhu et al., filed May 28, 1998.Applicant
U.S. application No. 09/098,035, DeBoer et al., filed Jun. 15, 1998.Applicant
U.S. application No. 09/137,780, Al-Shareef et al., filed Aug. 20, 1998.Applicant
U.S. application No. 09/185,412, Graettinger et al., filed Nov. 3, 1998.Applicant
U.S. application No. 09/229,518, DeBoer et al., filed Jan. 13, 1999.Applicant
McIntyre, Paul C. et al., “Kinetics And Mechanisms Of TiN Oxidation Beneath Pt/TiN Films”, J. Appl. Phys., vol. 82, No. 9, pp. 4577-4585 (Nov. 1997).Applicant
Onishi, Shigeo et al., “A Half-Micron Ferroelectric Memory Cell Technology With Stacked Capacitor Structure”, I.E.E.E., IDEM 94-843, pp. 843-6 (1994).Applicant
Eimori, T., et al. “Newly Designed Planar Stacked Capacitor Cell with High Dielectric Constant Film for 256Mbit DRAM” I.E.E.E., IEDM 93-631-4, pp. 631-4 (1993).Applicant
U.S. application No. 08/858,027, Sandhu et al., filed May 16, 1997.Applicant
U.S. application No. 08/738,789, Sandhu et al., filed Oct. 29, 1996.Applicant
U.S. application No. 08/881,561, Sandhu et al., filed Jun. 24, 1997.Applicant
U.S. application No. 09/122,473, Schuegraf, filed Jul. 23, 1998.Applicant
Fazan, P.C., et al., “A High-C Capacitor (20.4fF/μm2) with Ultrathin CVD-Ta2O5 Films Deposited on Rugged Poly-Si for High Density DRAMs”, I.E.E.E., pp. 263-266 (1992).Applicant
Lesaicherre, P-Y, et. al., “A Gbit-Scale DRAM Stacked Capacitor Technology with ECR MOCVD SrTiO3 and RIE Patterned RuO2/TiN Storage Nodes”, I.E.E.E., pp. 831-834 (1994).Applicant
Yamaguchi, H., et al., “Structural and Electrical Characterization of SrTiO3 Thin Films Prepared by Metal Organic Chemical Vapor Deposition”, Jpn. J. Appl. Phys., vol. 32 (Pt. 1, No. 9B), pp. 4069-4073 (1993).Applicant
U.S. application No. 08/916,771, DeBoer et al., filed Aug. 20, 1997.Applicant
Kamiyama, S., et. al., “Highly Reliable 2.5nm Ta2O5 Capacitor Process Technology for 256Mbit DRAMs”, I.E.E.E., pp. 827-830 (1991).Applicant
Kamiyama, S., et. al., “Ultrathin Tantalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation Prior to Low Pressure Chemical Vapor Deposition”, J. Electrochem. Soc., vol. 140, No. 6, pp. 1617-1625 (Jun. 1993).Applicant
Wolf, S., and Tauber, R.N., Silicon Processing for the VLSI Era, vol. 2, Lattice press, pp. 589-591.Applicant
Farooq, M.A., et al., “Tantalum Nitride as a Diffusion Barrier Between Pd2Si, CoSi2 and Aluminum”, 1989 American Institute of Physics, pp. 3017-3022.Applicant

Abstract