US 5,983,260 AGrant
Serial Control and Data Interconnects for Coupling an I/O Module With a Switch Fabric in a Switch
Issue Date:1999-11-09
•80 Claims
•5 Drawing Sheets
Abstract
A communication device (10) includes a number of input/output modules (12) coupled to a switch control module (14) using an interconnect (40) and to a redundant switch control module (16) using a redundant interconnect (42). Each interconnect (40) and redundant interconnect (42) includes a control interconnect (44) and a data interconnect (46). The control interconnect (44) establishes control information for transferring a cell in the communication device (10) and the data interconnect (46) performs the cell transfer.
Metadata
Assignees
- Fujitsu Network Communications, Inc.
- Fujitsu Limited
Inventors
- Stephen A. Hauser
- Stephen A. Caldara
- Thomas A. Manning
- Robert B. McClure
Application Information
Application Number:US 6837921
Filing Date:1996-07-18
Priority Date:1996-07-18
Art Unit:272
Classifications
IPC:
G06F 1300G06F 1320
Field of Search:
295455370200.3178;560381;412;229;230;902
Patent Drawings (5 sheets)
Description
Technical Field of the Invention
This invention relates generally to communication systems, and more specifically to a serial control and data interconnect.
Background of the Invention
A communication system includes a collection of components that communicate, manipulate, and process information in a variety of ways. The system may support different access technologies, such as frame relay, circuit services, and new and evolving connection-based or connectionless services, that communicate information, such as data, voice, and video. Switches in the communication system employ hardware and software to route information generated by access technologies to an intended destination. In an integrated services network, switches may route information among access technologies in a unified manner.
With an increasing demand for more sophisticated and higher bandwidth communication, switches in a communication system must be scalable and adaptable to the particular needs of the users. Also, switches should support existing access technologies, and provide a flexible framework for new and evolving services.
Existing switches in an integrated services environment suffer from several disadvantages. Switches fail to be modular and scalable to adapt, for example, to the needs and resources of a small private network serving hundreds of users, as well as a larger public network serving tens of thousands of users. Often, switches only support one or a few number of access technologies and offer limited expansion capabilities. Also, as integrated services networks get larger and more complex, existing switches may fail to provide adequate redundancy and fault isolation.
Summary of the Invention
In accordance with the present invention, the disadvantages and problems associated with switches in a communication system has been substantially reduced or eliminated. In particular, a communication device routes information generated by a variety of access technologies, and includes serial control and data interconnects among its modules to provide modularity, scalability, redundancy, and improved fault isolation.
In accordance with one embodiment of the present invention, a communication device includes a switch control module having a switch fabric and a number of input/output modules having cell flow processors. Control interconnects couple cell flow processors of the input/output modules to the switch fabric of the switch control module. Data interconnects couple cell flow processors of the input/output modules to the switch fabric of the switch control module.
Important technical advantages of the present invention include an architecture of a communication device that provides modularity, scalability, redundancy, and improved fault isolation. In particular, a communication device includes a switch control module coupled to a number of input/output modules using control and data interconnects that operate in a serial fashion to reduce connection complexity and size. In a specific implementation, each input/output module is coupled to a switch control module using a dedicated seven-line serial control interconnect and a dedicated four-line serial data interconnect. This connectivity scheme avoids the complexity, inefficiency, and increased cost of a common or shared bus architecture, while supporting additional input/output modules. A redundant switch control module can also couple to the input/output modules for increased reliability. The serial control and data interconnects improve fault isolation through parity checking. Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.
Brief Description of the Drawings
For a more complete understanding of the present invention, and for further features and advantages, reference is now made to the following written description taken in conjunction with the accompanying drawings, in which:
FIG. 1 illustrates a communication device;
FIG. 2 illustrates the connectivity scheme among components of the communication device;
FIG. 3 illustrates in more detail a control interconnect between components in the communication device;
FIG. 4 illustrates in more detail a data interconnect between components in the communication device; and
FIG. 5 illustrates a timing diagram for communications using the data interconnect.
Detailed Description of the Invention
FIG. 1 illustrates a communication device 10 that includes a plurality of input/output modules (IOMs) 12 coupled to a switch control module (SCM) 14. In a particular embodiment, a redundant SCM 16 is also coupled to IOMs 12. In operation, IOMs 12 receive information, such as voice, video, and data, using a variety of access technologies. This information is passed to SCM 14 and routed through a selected IOM 12 to an intended destination.
Each IOM 12 includes zero or more line interfaces 20 and a cell flow processor 22 having a to-switch port processor (TSPP) 24 and a from-switch port processor (FSPP) 26. In one embodiment, line interface 20 includes a connectivity engine, network interworking, and physical interface to receive data from and provide data to a variety of access technologies. For example, line interface 20 may support asynchronous transfer mode (ATM) cell relay (OC-12, OC-3c, 155 Mbps UTP), frame relay (T1, E1, T3, E3, V.35), circuit emulation (T1, E1, T3, E3), internetworking using Ethernet, Fast Ethernet, Internet Protocol (IP), or IP over ATM, or any other communications protocol or access technology. Communication device 10 contemplates line interface 20 that supports any suitable communication technique, whether connection-based or connectionless.
The structure and function of line interface 20 may vary between IOMs 12 to provide modular support for different access technologies. For example, communication device 10 may include an IOM 12 to support ATM, another IOM 12 to support frame relay, still another IOM 12 to support an internetworking function with an Ethernet local area network (LAN), and any other suitable IOM 12. Communication device 10 contemplates any number and arrangement of IOMs 12 to support different access technologies. Line interface 20 may include one or more components in hardware or software and, in at particular example, includes one or more application specific integrated circuits (ASICs).
Cell flow processor 22 provides an interface between line interface 20 and SCM 14. Unlike line interface 20 which may vary for different access technologies, cell flow processor 22 has the same structure and performs the same function for all IOMs 12. In a particular embodiment, cell flow processor 22 implements a core cell transfer function using ATM with virtual channel (VC) accounting and buffer control. Each cell flow processor 22 includes TSPP 24 for communications into SCM 14 and FSPP 26 for communications from SCM 14. In a particular implementation, TSPP 24 and FSPP 26 comprise an ASIC. Both SCM 14 and redundant SCM 16 may have portions 31 and 33, respectively, that include cell flow processor 22. This allows SCM 14 and redundant SCM 16 to communicate information among components in communication device 10 in the same manner as IOMs 12. Each cell flow processor 22 corresponds to a port or switch port in communication device 10.
Cell flow processors 22 residing on IOMs 12 provide a distributed cell processing architecture that reduces the complexity of SCM 14 and enhances the modularity and scalability of communication device 10. In particular, each IOM 12 added to communication device 10 as an upgrade or to enhance capacity includes its own cell flow processor 22. The on-board cell flow processor 22 of IOMs 12 reduces complexity and cost of entry-level systems, and also establishes a common and consistent interface between IOMs 12 and SCM 14. Therefore, IOMs 12 may be developed for new or evolving access technologies by combining a different structure and function for line interface 20 with the established structure and function for cell flow processor 22 for easy integration into communication device 10.
SCM 14 includes a number of multi-point topology controllers (MTCs) 30, a bandwidth arbiter (BA) 32, and a data crossbar 34, all making up a switch fabric 35. MTC 30 may comprise an ASIC that communicates with a selected number of IOMs 12 and centralizes state information needed for multi-point topology supported by communication device 10. Since IOMs 12 provide access to both connection-based and connectionless environments, MTCs support point-to-point (P2P), multipoint-to-point (M2P), point-to-multipoint (P2M), and multipoint-to-multipoint (M2M) communications. BA 32 accumulates and arbitrates transfer requests from each IOM 12. Specifically, BA 32 directs input/output mapping of data crossbar 34 on a per cell-time basis, dynamically schedules momentarily unused bandwidth of communication device 10, and resolves M2P bandwidth contention. Redundant SCM 16 includes the same components and operates in the same fashion as SCM 14.
One particular technical advantage of communication device 10 is the interconnection between IOMs 12, SCM 14, and redundant SCM 16. Each IOM 12 couples to SCM 14 using interconnect 40 and to redundant SCM 16 using redundant interconnect 42. Both interconnect 40 and redundant interconnect 42 include control interconnect 44 and data interconnect 46, which are dedicated connections since they support communication between SCM 14 and the associated IOM 12. Each portion 30 and 32 of SCM 14 and redundant SCM 16, respectively, may also include interconnect 40 and redundant interconnect 42.
Control interconnect 44 and data interconnect 46 operate serially and, therefore, reduce the connection complexity and size between IOMs 12 and SCM 14 in communication device 10. As described below, the serial operation of control interconnect 44 and data interconnect 46 enhances the modularity and scalability of communication device 10. Control interconnect 44 and data interconnect 46 reduce or eliminate the need for an expensive and complicated common or shared bus architecture in communication device 10. Also, the reduced number of lines in control interconnect 44 and data interconnect 46 simplifies fault isolation. For example, information communicated on these serial lines may include one or more parity bits to quickly and efficiently identify faulty components in communication device 10.
FIG. 2 illustrates a connectivity scheme used by communication device 10. This connectivity scheme represents the interconnections established by a backplane 48 or other similar device in the chassis or support structure of communication device 10. IOMs 12, SCM 14, and redundant SCM 16 may be integrated circuit boards that plug into slots in backplane 48 to effect the connectivity scheme. Backplane 48 or other similar device implements the specified connections between components in communication device 10 to establish interconnects 40 and redundant interconnects 42.
Each IOM 12 includes a connector region 50 and a redundant connector region 52. SCM 14 and redundant SCM 16 include connector regions 54 and redundant connector regions 56. Connector regions 50, 52, 54, and 56 represent a collection of contiguous or non-contiguous pins, conductors, or other matings on components in communication device 10.
Connector region 50 of each IOM 12 is coupled to and has a one-to-one correspondence with an associated connector region 54 on SCM 14 to establish interconnect 40. Likewise, redundant connection region 52 of each IOM 12 is coupled to and has a one-to-one correspondence with an associated connection region 54 of redundant. SCM 16 to establish redundant interconnect 42. Therefore, each interconnect 40 establishes a dedicated communication path or link between an associated IOM 12 and SCM 14, and each redundant interconnect 42 establishes a dedicated communication path or link between an associated IOM 12 and redundant SCM 16. Throughout this description, interconnect 40, redundant interconnect 42, control interconnect 44, and data interconnect 46 may represent connection regions, lines, pins, conductors, matings, connectors, or any combination of these elements to accomplish a coupling between components in communication device 10. Referring to FIGS. 1 and 2, since SCM portions 31, 33 may each include a cell flow processor 22, the connectivity scheme includes two additional redundant interconnects 42a and 42b. In particular, cell flow processor 22 on portion 32 of redundant SCM 16 is coupled to a corresponding connection region 54 on SCM 14 using redundant connection region 56 on redundant SCM 16 to establish redundant interconnect 42a. Likewise, cell flow processor 22 on portion 30 of SCM 14 is coupled to a corresponding connection region 54 on redundant SCM 16 using redundant connection region 56 on SCM 14 to establish redundant interconnect 42b.
The connectivity scheme illustrated in FIG. 2 provides several advantages to communication device 10. SCM 14 and redundant SCM 16 may include many connection regions 54 that support a number of existing or potential IOMs 12. However, each IOM 12 maintains one connection region 50 and one redundant connection region 52 to establish interconnect 40 and redundant interconnect 42, respectively, which reduces the cost and complexity of backplane 48. This dedicated connection approach instead of a common or shared bus approach improves modularity and scalability. In particular, an entry-level communication device 10 may include SCM 14 and eight IOMs 12, but with a backplane 48 of reduced complexity and size that still accommodates future upgrades and additions. Depending upon its requirements and demands, a user of communication device 10 may add redundant SCM 16 to enhance reliability or add more IOMs 12 to improve capacity or support a different access technology.
FIG. 3 illustrates in more detail control interconnect 44 between IOMs 12 and SCM 14. A similar control interconnect 44 exists between IOMs 12 and redundant SCM 16. Each control interconnect 44 includes two lines, conductors, couplings, connectors, matings, or connections (referred to generally as lines) between TSPP 24 of IOM 12 and an associated MTC 30 of SCM 14: a line from TSPP 24 to MTC 30 (T2M) 60 and a line from MTC 30 to TSPP 24 (M2T) 62. Control interconnect 44 also includes two lines between FSPP 26 and MTC 30: a line from FSPP 26 to MTC 30 (F2T) 64 and a line from MTC 30 to FSPP 26 (M2F) 66. Also, control interconnect 44 includes a line from TSPP 24 to BA 32 (T2B) 68. In a particular implementation, T2M 60 and M2T 62 comprise two lines each, whereas F2M 64, M2F 66, and T2B 68 comprise one line each. Thierefore, in this particular embodiment, control interconnect 44 comprises seven lines between IOM 12 and SCM 14. Another seven lines from IOM 12 may establish a similar control interconnect 44 with redundant SCM 16.
Each MTC 30 may support several IOMs 12. In a particular implementation, each MTC 30 supports four IOMs, resulting in twenty-four lines to implement four control interconnects 44. MTC 30 communicates with EBA 32 using control line 70. Control line 70 comprises sixteen lines from MTC 30 to BA 32 and nine lines from BA 32 to MTC 30. In a system that includes sixteen IOMs 12 and four MTCs 20, BA 32 receives and transmits control information relating to the operation of communication device 10 on eighty input lines (twenty-four lines for each control line 70 and one line for each T2B 68) and four output lines (one line for each control line 70).
In operation, communication device 10 using control interconnect 44 manages communications between receive IOM 12a and transmit IOM 12b. For a P2P cell transfer, line interface 20 receives information in the format or protocol used by the access technology supported by IOM 12a. Line interface 20 translates this information into the core cell transfer format supported by cell flow processor 22. TSPP 24 receives the cell and generates a request for communication over T2B 68 for a designated output port. BA 32 grants the request and communicates the grant to TSPP 24 using control line 70, MTC 30, and M2T 62.
MTC 30 then performs any necessary translation to identify the virtual channel (VC) queue associated with transmit IOM 12b. Each TSPP 24 transmits a scheduling list number to the MTC 30 on the T2M line 60. The scheduling list number reflects the connection it is transferring a cell from. The MTC 30 uses this information to determine the output port(s) and multiQueue number(s) to which the cell will be transferred. The MTC 30 passes this information to the BA 32 on the M2B lines 70, and the BA 32 passes the multiQueue number to the MTC(s) on the B2M lines 70. The MTC 30 further passes the multiQueue number(s) to the FSPP(s) 26 using the M2F line 66. The FSPP 26 uses multiQueue number to determine which output queue(s) are to receive the cell and whether these queues are full. Flow control information, based on the queue status is communicated in the reverse direction, i.e. F2M 64, followed by M2B 70, followed by B2M 70, and lastly M2T 62. This control information happens in parallel for all port processors, and control flow is capable of multipoint transfers.
FIG. 4 illustrates in more detail data interconnect 46 that transfers the cell after establishing the appropriate control information using control interconnect 44. Shown in more detail in IOM 12 is TSPP 24: coupled to a serializer 80 and FSPP 26 coupled to a deserializer 82. In a particular embodiment, serializer 80 and deserializer 82 support a fiber channel high speed serial. interface. Serializer 80 converts an n-bit word received from TSPP 24 into a differential emitter coupled logic (ECL) signal for transmission over transmit line pair 84. Transmit line pair 84 is coupled to input port 86 of data crossbar 34. Output port 88 of data crossbar 34 is coupled to a differential ECL receive line pair 90, which in turn is coupled to deserializer 82 in IOM 12. Deserializer 82 converts information received over receive line pair 90 into an n-bit word for delivery to FSPP 26.
In this embodiment, data crossbar 34 includes input port 86 and an associated output port 88 for each IOM 12 coupled to SCM 14. Input port 86 and output port 88 each comprise a line pair connection. Data crossbar 34 may be an ECL cross-point device under the control of BA 32. Upon receiving the appropriate control information established using control interconnect 44, BA 32 configures data crossbar 34 to achieve the proper cell transfer. Data crossbar 34 maps one input port 86 to one or more output ports 88. For example, data crossbar 34 may establish a connection between input port 86 associated with IOM 12a and output port 88 associated with IOM 12b. In another example, data crossbar 34 may establish a connection between input port 86 and output port 88 associated with the same IOM 12.
In a particular implementation, TSPP 24 and FSPP 26 on IOM 12 operate using a fifty MHZ system clock. Data is transferred in a twenty bit word to serializer 80 and converted into a one GHz differential ECL signal for transfer over transmit line pair 84 to data crossbar 34. Data crossbar 34 simultaneously supports sixteen ports or IOMs 12, and additional data crossbars 34 may be added to increase the capacity of SCM 14. Data crossbar 34 performs high speed switching between input ports 86 and associated output ports 88 under the direction of BA 32. Receive line pair 90 communicates information from output port 88 to deserializer 82, which converts the one GHz differential ECL signal into a twenty bit digital word at fifty MHZ for presentation to FSPP 26.
To accommodate high bandwidth traffic, transmit line pair 84 and receive line pair 90 of data interconnect 46 are high speed serial links. With increased data rates of one GHz or more, communication device 10 may experience a clock skew problem caused by communication delays in transmit line pair 84 and receive line pair 90. Therefore, communication device 10, and specifically deserializer 82, employs a phase lock loop and resynchronizer to account for clock skew over data interconnect 46.
FIG. 5 illustrates a timing diagram for transfer of a cell from TSPP 24 TO FSPP 26 using data interconnect 46. A cell clock pulse 102 occurs every thirty-two cycles of system clock 104 which, in a particular implementation, operates at fifty MHZ. Each cell clock pulse 102 represents a single cell transfer and receive event using data interconnect 46.
A signal 106 generated by serializer 80 for transmission over transmit line pair 84 begins with a preamble 108 which, in a particular embodiment., comprises a serial bit stream of alternating "1s" and "0s." A phase lock loop in deserializer 82 establishes synchronization with the one GHz signal using preamble 108. After preamble 108, serializer 80 generates a sync 110 that indicates the beginning of data 112. Serializer 80 concludes the transmission during cell clock pulse 102 with a postamble 114 that, like preamble 108, includes a serial bit stream of alternating "1s" and "0s" to allow synchronization by deserializer 82.
Deserializer 82 receives a signal 116, which includes preamble 108, sync 110, data 112, and postamble 114. A sufficient length of postamble 114 from the previous cell and preamble 108 from the current cell before sync 110 ensures that deserializer 82 is in sync with the one GHz signal and ready to receive data 112. Between cells, BA 32 reconfigures data crossbar 34 to deliver the next cell of information.
Although the present invention has been described in several embodiments, a myriad of changes, variations, alterations, transformations, and modifications may be suggested to one skilled in the art, and it is intended that the present invention encompass such changes, variations, alterations, transformations, and modifications as fall within the spirit and scope of the appended claims.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A communication device comprising: a switch control module having a switch fabric; a plurality of input/output modules operable to receive and transfer information under control of the switch control module, each input/output module having a cell flow processor; a plurality of dedicated control interconnects, each control interconnect operable to couple a cell flow processor of an input/output module to the switch fabric of the switch control module; and a plurality of dedicated data interconnects, each data interconnect operable to couple a cell flow processor of an input/output module to the switch fabric of the switch control module, wherein the switch control module includes a plurality of multipoint topology controllers coupled to a bandwidth arbiter, each multipoint topology controller operable to couple to at least one cell flow processor of an input/output module in order to support point and multipoint to point communications, the bandwidth arbiter operable to control mapping of the switch fabric to support communications among the input/output modules and the multipoint topology controllers.
2. The device of claim 1, wherein the switch control module further comprises a cell flow processor, wherein the cell flow processor of the switch control module is coupled to a bandwidth arbiter of the switch control module, the bandwidth arbiter operable to control mapping of the switch fabric to support communications among the cell flow processor of the switch control module and the cell flow processors of the input/output modules.
3. The device of claim 1, further comprising: a redundant switch control module having a switch fabric; a plurality of redundant control interconnects, each redundant control interconnect operable to couple a cell flow processor of an input/output module to the switch fabric of the redundant switch control module; and a plurality of redundant data interconnects, each redundant data interconnect operable to couple a cell flow processor of an input/output module to the switch fabric of the redundant switch control module.
4. The device of claim 1, wherein each cell flow processor further comprises: a to-switch port processor; and a from-switch port processor.
5. The device of claim 4, wherein each data interconnect comprises: two lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module; and two lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module.
6. The device of claim 4, wherein each data interconnect comprises: two differential emitter coupled logic lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module; and two differential emitter coupled logic lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module.
7. The device of claim 4, wherein the switch control module further comprises a plurality of multipoint topology controllers coupled to a bandwidth arbiter, each multipoint topology controller operable to couple to at least one cell flow processor of an input/output module in order to support point and multipoint to point and multipoint communications, the bandwidth arbiter operable to control mapping of the switch fabric to support communications among the input/output modules and the multipoint topology controllers, each control interconnect comprising: four lines operable to couple the to-switch port processor of the input/output module to an associated multipoint topology controller of the switch control module; two lines operable to couple the from-switch port processor of the input/output module to the associated multipoint topology controller of the switch control module; and one line operable to couple the to-switch port processor of the input/output module to the bandwidth arbiter of the switch control module.
8. A communication device comprising: a switch control module having a switch fabric and a plurality of first connector regions; a plurality of input/output modules, each input/output module having a second connector region coupled to a cell flow processor, each second connector region coupled to and having one-to-one correspondence with a first connector region of the switch control module, said switch control module connected to each respective input/output module by separate control and data interconnects; and a redundant switch control module having a switch fabric and a plurality of third connector regions, each input/output module having a fourth connector region coupled to the cell flow processor, each fourth connector region coupled to and having a one-to-one correspondence with a third connector region of the redundant switch control module, wherein the switch control module further comprises a fifth connector region coupled to a cell flow processor of the switch control module, the fifth connector region coupled to and having a one-to-one correspondence with a third connector region of the redundant switch control module.
9. The device of claim 8, further comprising a backplane having a plurality of interconnects, each interconnect operable to couple a first connector region to a corresponding second connector region, each interconnect comprising a data interconnect and a control interconnect.
10. The device of claim 9, wherein each cell flow processor further comprises a to-switch port processor and a from-switch port processor, each data interconnect comprises: two lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module; and two lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module.
11. The device of claim 9, wherein each cell flow processor further comprises a to-switch port processor and a from-switch port processor, each data interconnect comprises: two differential emitter coupled logic lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module; and two differential emitter coupled logic lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module.
12. The device of claim 9, wherein each cell flow processor further comprises a to-switch port processor and a from-switch port processor, wherein the switch control module further comprises a plurality of multipoint topology controllers coupled to a bandwidth arbiter, each multipoint topology controller coupled to at least one cell flow processor of an input/output module in order to support point and multipoint to point and multipoint communications, the bandwidth arbiter operable to control mapping of the switch fabric to support communications among the input/output modules and the multipoint topology controllers, each control interconnect comprising: four lines operable to couple the to-switch port processor of the input/output module to an associated multipoint topology controller of the switch control module; two lines operable to couple the from-switch port processor of the input/output module to the associated multipoint topology controller of the switch control module; and one line operable to couple the to-switch port processor of the input/output module to the bandwidth arbiter of the switch control module.
13. An input/output module operable to couple to a switch control module having a switch fabric, the input/output module comprising: a line interface operable to receive and transfer information; a to-switch port processor operable to process information received at the line interface; a from-switch port processor operable to process information to be transferred by the line interface; a data interconnect coupled to the to-switch processor and the from-switch processor, the data interconnect operable to couple to the switch fabric of the switch control module; a control interconnect coupled to the to-switch port processor and the from-switch port processor, the control interconnect operable to couple to the switch fabric of the switch control module; and wherein the data interconnect includes two lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module, and two lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module.
14. The input/output module of claim 13, wherein the line interface comprises a physical interface, a network interworking interface, and a connectivity engine.
15. The input/output module of claim 13, wherein the line interface is operable to convert information received from an access technology into a core cell transfer format.
16. The input/output module of claim 15, wherein the access technology comprises frame relay.
17. The input/output module of claim 15, wherein the access technology comprises asynchronous transfer mode.
18. The input/output module of claim 15, wherein the core cell transfer format comprises asynchronous transfer mode.
19. The input/output module of claim 13, wherein: the two lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module comprise two differential emitter coupled logic lines; and the two lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module comprise two differential emitter coupled logic lines.
20. The input/output module of claim 13, wherein the switch control module further comprises a plurality of multipoint topology controllers coupled to a bandwidth arbiter, each multipoint topology controller operable to couple to the to-switch port processor and the from-switch port processor in order to support point and multipoint to point and multipoint communications, the bandwidth arbiter operable to control mapping of the switch fabric to support communications among the multipoint topology controllers, the to-switch port processor, and the from-switch port processor, the control interconnect comprising: four lines operable to couple the to-switch port processor of the input/output module to an associated multipoint topology controller of the switch control module; two lines operable to couple the from-switch port processor of the input/output module to an associated multipoint topology controller of the switch control module; and one line operable to couple the to-switch port processor of the input/output module to the bandwidth arbiter of the switch control module.
21. The input/output module of claim 13, further comprising: a redundant data interconnect coupled to the to-switch port processor and the from-switch port processor, the redundant data interconnect operable to couple to a switch fabric of a redundant switch control module; and a redundant control interconnect coupled to the to-switch port processor and the from-switch port processor, the redundant control interconnect operable to couple to a bandwidth arbiter of a redundant switch control module.
22. The input/output module of claim 21, wherein the redundant data interconnect comprises: two lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the redundant switch control module; and two lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the redundant switch control module.
23. The input/output module of claim 21, wherein the redundant data interconnect comprises: two differential emitter coupled logic lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the redundant switch control module; and two differential emitter coupled logic lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the redundant switch control module.
24. The input/output module of claim 21, wherein the redundant switch control module further comprises a plurality of multipoint topology controllers coupled to the bandwidth arbiter of the redundant switch control module, each multipoint topology controller operable to couple to at least one input/output module, the redundant control interconnect comprising: four lines operable to couple the to-switch port processor of the input/output module to an associated multipoint topology controller of the redundant switch control module; two lines operable to couple the from-switch port processor of the input/output module to this associated multipoint topology controller of the redundant switch control module; and one line operable to couple the to-switch port processor of the input/output module to the bandwidth arbiter of the redundant switch control module.
25. An input/output module operable to couple to a switch control module having a switch fabric, the input/output module comprising: a cell flow processor operable to receive and transfer information; a data interconnect coupled to the cell flow processor, the data interconnect operable to couple to the switch fabric of the switch control module; a control interconnect coupled to the cell flow processor, the control interconnect operable to couple to the switch fabric; and wherein the data interconnect includes two lines operable to couple a to-switch port processor of the input/output module to the switch fabric of the switch control module, and two lines operable to couple a from-switch port processor of the input/output module to the switch fabric of the switch control module.
26. The input/output module of claim 25, further comprising: a redundant data interconnect coupled to the cell flow processor, the redundant data interconnect operable to couple to a switch fabric of a redundant switch control module; and a redundant control interconnect coupled to the cell flow processor, the redundant data interconnect operable to couple to a switch fabric of a redundant switch control module.
27. The input/output module of claim 25, further comprising a line interface.
28. The input/output module of claim 27, wherein the line interface is operable to convert information received from an access technology into a core cell transfer format.
29. The input/output module of claim 27, wherein the access technology comprises frame relay.
30. The input/output module of claim 27, wherein the access technology comprises asynchronous transfer mode.
31. The input/output module of claim 27, wherein the core cell transfer format comprises asynchronous transfer mode.
32. The input/output module of claim 25, further comprising a line interface having a physical interface, a network interworking interface, and a connectivity engine.
33. A switch control module operable to couple to a plurality of input/output modules, the switch control module comprising: a data crossbar operable to transfer information from a first crossbar input to any of a plurality of crossbar outputs; a bandwidth arbiter operable to control mapping of the data crossbar; a plurality of data interconnects coupled to the data crossbar, each data interconnect operable to couple to a corresponding input/output module; a plurality of control interconnects coupled to the bandwidth arbiter, each control interconnect operable to couple to a corresponding input/output module, wherein each input/output module includes a to-switch port processor and a from-switch port processor; and wherein each data interconnect comprises: two lines coupled to the data crossbar of the switch control module, the two lines operable to couple to the to-switch port processor of the corresponding input/output module; and two lines coupled to the data crossbar of the switch control module, the two lines operable to couple to the from-switch port processor of the corresponding input/output module.
34. The switch control module of claim 33, wherein each input/output module comprises a to-switch port processor and a from-switch port processor, each data interconnect comprises: two differential emitter coupled logic lines coupled to the data crossbar of the switch control module, the two lines operable to couple to the to-switch port processor of the corresponding input/output module; and two differential emitter coupled logic lines coupled to the data crossbar of the switch control module, the two lines operable to couple to the from-switch port processor of the corresponding input/output module.
35. The switch control module of claim 33, further comprising a plurality of multipoint topology controllers coupled to a bandwidth arbiter each multipoint topology controller operable to support point and multipoint to point and multipoint communications among the plurality of input/output modules, the bandwidth arbiter operable to control mapping of the data crossbar to support communications among the multipoint topology controllers and the input/output modules, each control interconnect comprises: four lines operable to couple the to-switch port processor of the corresponding input/output module to an associated multipoint topology controller of the switch control module; two lines operable to couple the from-switch port processor of the corresponding input/output module to the associated multipoint topology controller of the switch control module; and one line operable to couple the to-switch port processor of the corresponding input/output module to the bandwidth arbiter of the switch control module.
36. The switch control module of claim 33, further comprising: a to-switch port processor operable to receive information from any of the plurality of input/output modules; a from-switch port processor operable to provide information to any of the plurality of input/output modules; a redundant data interconnect coupled to the to-switch port processor and the from-switch port processor, the redundant data interconnect operable to couple to a data crossbar of a redundant switch control module; and a redundant control interconnect coupled to the to-switch port processor and the from-switch port processor, the redundant control interconnect operable to couple to a bandwidth arbiter of the redundant switch control module.
37. The switch control module of claim 36, wherein the redundant data interconnect comprises: two lines operable to couple the to-switch port processor of the switch control module to the data crossbar of the redundant switch control module; and two lines operable to couple the from-switch port processor of the switch control module to the data crossbar of the redundant switch control module.
38. The switch control module of claim 36, wherein the redundant data interconnect comprises: two differential emitter coupled logic lines operable to couple the to-switch port processor of the switch control module to the data crossbar of the redundant switch control module; and two differential emitter coupled logic lines operable to couple the from-switch port processor of the switch control module to the data crossbar of the redundant switch control module.
39. The switch control module of claim 36, wherein the redundant switch control module further comprises a plurality of multipoint topology controllers coupled to a bandwidth arbiter of the redundant control module, the redundant control interconnect comprising: four lines operable to couple the to-switch port processor of the input/output module to an associated multipoint topology controller of the redundant switch control module; two lines operable to couple the from-switch port processor of the input/output module to the associated multipoint topology controller of the redundant switch control module; and one line operable to couple the to-switch port processor of the input/output module to the bandwidth arbiter of the redundant switch control module.
40. An input/output module operable to couple to a switch control module having a switch fabric, the input/output module comprising: a to-switch port processor; a from-switch port processor; a line interface coupled to the to-switch port processor and the from-switch port processor, the line interface operable to convert information received from an access technology into a core cell transfer format for delivery to the to-switch port processor, the line interface further operable to convert information in a core cell transfer format received from the from-switch port processor into a format for the access technology; a data interconnect coupled to the to-switch processor and the from-switch processor, the data interconnect comprising two differential emitter coupled logic lines operable to couple the to-switch port processor of the input/output module to the switch fabric of the switch control module, the data interconnect further comprising two differential emitter coupled logic lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the switch control module; and a control interconnect coupled to the to-switch port processor and the from-switch port processor, the control interconnect comprising four lines operable to couple the to-switch port processor of the input/output module to a multipoint topology controller in the switch fabric of the switch control module, the control interconnect further comprising two lines operable to couple the from-switch port processor of the input/output module to the multipoint topology controller of the switch control module, the control interconnect further comprising one line operable to couple the to-switch port process of the input/output module to a bandwidth arbiter in the switch fabric of the switch control module.
41. The input/output module of claim 40, wherein the line interface comprises a physical interface, a network interworking interface, and a connectivity engine.
42. The input/output module of claim 40, wherein the access technology comprises frame relay.
43. The input/output module of claim 40, wherein the access technology comprises asynchronous transfer mode.
44. The input/output module of claim 40, wherein the core cell transfer format comprises asynchronous transfer mode.
45. The input/output module of claim 40, further comprising: a serializer coupled to the to-switch port processor, the serializer operable to convert an n-bit word received from the to-switch port processor into serial data for transmission using the data interconnect; and a deserializer coupled to the from-switch port processor, the deserializer operable to convert the serial data received from the data interconnect into an n-bit word for delivery to the from-switch port processor.
46. The input/output module of claim 40, further comprising: a redundant data interconnect coupled to the to-switch port processor and the from-switch port processor, the redundant data interconnect comprising two differential emitter coupled logic lines operable to couple the to-switch port processor of the input/output module to a switch fabric of a redundant switch control module, the redundant data interconnect further comprising two differential emitter coupled logic lines operable to couple the from-switch port processor of the input/output module to the switch fabric of the redundant switch control module; and a redundant control interconnect coupled to the to-switch port processor and the from-switch port processor, the redundant control interconnect comprising four lines operable to couple the to-switch port processor of the input/output module to a multipoint topology controller in the switch fabric of the redundant switch control module, the control interconnect further comprising two lines operable to couple the from-switch port processor of the input/output module to the multipoint topology controller of the redundant switch control module, the control interconnect further comprising one line operable to couple the to-switch port processor of the input/output module to a bandwidth arbiter in the switch fabric of the redundant switch control module.
47. A communication device, comprising: a switch control module having a switch fabric; a plurality of input/output modules operable to receive and transfer information; a plurality of serial control interconnects, each said serial control interconnect operable to couple a respective one of said plurality of input/output modules to said switch control module; and a plurality of serial data interconnects, each said serial data interconnect operable to couple a respective one of said plurality of input/output modules to said switch control module.
48. The communication device of claim 47, wherein each of said plurality of serial data interconnects includes a receive line pair and a transmit line pair.
49. The communication device of claim 47, wherein said serial data interconnect communicates at least one serial bit stream.
50. The communication device of claim 47, wherein said serial control interface communicates at least one serial bit stream.
51. The communication device of claim 47, each of said input/output modules further comprising: a serializer for converting an n-bit data word received from a port processor into a serial bit stream for transmission over said serial data interconnect.
52. The communications device of claim 47, each of said input/output modules further comprising: a deserializer for converting a bit stream received from said serial data interconnect into an n-bit data word for presentation to a port processor.
53. The communications device of claim 47, wherein said serial control interconnect conveys flow control information.
54. The communications device of claim 47, wherein said serial control interconnect conveys bandwidth requests and grants.
55. The communications device of claim 47, wherein said serial control interconnect conveys queue numbers.
56. An input/output module operable to couple to a switch control module having a switch fabric, the input/output module comprising: a line interface operable to receive and transmit information; a serial control interconnect, said serial control interconnect operable to couple said input/output module to said switch control module; and a serial data interconnect, said serial data interconnect operable to couple said input/output module to said switch control module.
57. The input/output module of claim 56, wherein said serial data interconnect includes a receive line pair and a transmit line pair.
58. The input/output module of claim 56, wherein said serial data interconnect communicates at least one serial bit stream.
59. The input/output module of claim 56, wherein said serial control interface communicates at least one serial bit stream.
60. The input/output module of claim 56, further comprising: a serializer for converting an n-bit data word received from a port processor into a serial bit stream for transmission over said serial data interconnect.
61. The input/output module of claim 56, further comprising: a deserializer for converting a bit stream received from said serial data interconnect into an n-bit data word for presentation to a port processor.
62. The input/output module of claim 56, wherein said serial control interconnect conveys flow control information.
63. The input/output module of claim 56, wherein said serial control interconnect conveys bandwidth requests and grants.
64. The input/output module of claim 56, wherein said serial control interconnect conveys queue numbers.
65. A switch control module having a switch fabric, said switch control module operable to couple to a plurality of input/output modules, said plurality of input/output modules operable to receive and transfer information, said switch control module comprising; a plurality of serial control interconnects, each said serial control interconnect operable to couple a respective one of said plurality of input/output modules to said switch control module; and a plurality of serial data interconnects, each said serial data interconnect operable to couple a respective one of said plurality of input/output modules to said switch control module.
66. The switch control module of claim 65, wherein each of said plurality of serial data interconnects includes a receive line pair and a transmit line pair.
67. The switch control module of claim 65, wherein said serial data interconnect is operable to communicate at least one serial bit stream.
68. The switch control module of claim 65, wherein said serial control interface is operable to communicate at least one serial bit stream.
69. The switch control module of claim 65, wherein said serial control interconnect is operable to convey flow control information.
70. The switch control module of claim 65, wherein said serial control interconnect is operable to convey bandwidth requests and grants.
71. The switch control module of claim 65, wherein said serial control interconnect is operable to convey queue numbers.
72. A method of transferring data and control signals in a communication device, said communication device including a plurality of input/output modules and a switch control module having a switching fabric, comprising: receiving a plurality of serial bit streams of control information by said switch control module from respective ones of said plurality of input/output modules; and receiving a plurality of serial bit streams of data information by said switch control module from respective ones of said plurality of input/output modules.
73. The method of claim 72, further comprising converting at least one n-bit data word received from a port processor into one of said serial bit streams.
74. The method of claim 72, wherein said serial bit streams of control information convey flow control information.
75. The method of claim 72, wherein said serial bit streams of control information convey bandwidth requests and grants.
76. The method of claim 72, wherein said serial bit streams of control information convey queue numbers.
77. A system for interconnecting a plurality of input/output modules, a switch control module, and a redundant switch control module, comprising: a first plurality of serial interconnects operable to transfer information between respective ones of said plurality of input/output modules and said switch control module; and a second plurality of serial interconnects operable to transfer information between respective ones of said plurality of input/output modules and said redundant switch control module; and a redundant interconnect operable to transfer information between a cell flow processor on said switch control module and a switch fabric of said redundant switch control module.
78. The system of claim 77, further comprising a second redundant interconnect operable to transfer data units between a cell processor on said redundant switch control module and a switch fabric of said switch control module.
79. The system of claim 77, wherein said cell flow processor on said switch control module communicates over said redundant interconnect in substantially the same manner as one of said plurality of input/output modules.
80. The system of claim 77, wherein said cell flow processor on said redundant switch control module communicates over said second redundant interconnect in substantially the same manner as one of said plurality of input/output modules.
Patent Citations (270)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3804991 | 1974-04-01 | Hammond et al. | |
| US3974343 | 1976-08-01 | Cheney et al. | |
| US4069399 | 1978-01-01 | Barrett et al. | |
| US4084228 | 1978-04-01 | Dufond et al. | |
| US4240143 | 1980-12-01 | Bessemer et al. | |
| US4603382 | 1986-07-01 | Cole et al. | |
| US4715030 | 1987-12-01 | Koch et al. | |
| US4727537 | 1988-02-01 | Nichols | |
| US4737953 | 1988-04-01 | Koch et al. | |
| US4748658 | 1988-05-01 | Gopal et al. | |
| US4797881 | 1989-01-01 | Ben-Artzi | |
| US4821034 | 1989-04-01 | Anderson et al. | |
| US4837761 | 1989-06-01 | Isono et al. | |
| US4849968 | 1989-07-01 | Turner | |
| US4870641 | 1989-09-01 | Pattavina | |
| US4872157 | 1989-10-01 | Hemmady et al. | |
| US4872159 | 1989-10-01 | Hemmady et al. | |
| US4872160 | 1989-10-01 | Hemmady et al. | |
| US4872197 | 1989-10-01 | Pemmaraju | |
| US4878216 | 1989-10-01 | Yunoki | |
| US4893302 | 1990-01-01 | Hemmady et al. | |
| US4893307 | 1990-01-01 | McKay et al. | |
| US4894824 | 1990-01-01 | Hemmady et al. | |
| US4897833 | 1990-01-01 | Kent et al. | |
| US4897841 | 1990-01-01 | Gang, Jr. | |
| US4899333 | 1990-02-01 | Roediger | |
| US4920531 | 1990-04-01 | Isono et al. | |
| US4922503 | 1990-05-01 | Leone | |
| US4933938 | 1990-06-01 | Sheehy | |
| US4942574 | 1990-07-01 | Zelle | |
| US4947390 | 1990-08-01 | Sheehy | |
| US4953157 | 1990-08-01 | Franklin et al. | |
| US4956839 | 1990-09-01 | Torii et al. | |
| US4958341 | 1990-09-01 | Hemmady et al. | |
| US4979100 | 1990-12-01 | Makris et al. | |
| US4993018 | 1991-02-01 | Hajikano et al. | |
| US5014192 | 1991-05-01 | Mansfield et al. | |
| US5021949 | 1991-06-01 | Morten et al. | |
| US5029164 | 1991-07-01 | Goldstein et al. | |
| US5060228 | 1991-10-01 | Tsutsui et al. | |
| US5067123 | 1991-11-01 | Hyodo et al. | |
| US5070498 | 1991-12-01 | Kakuma et al. | |
| US5083269 | 1992-01-01 | Syobatake et al. | |
| US5084867 | 1992-01-01 | Tachibana et al. | |
| US5084871 | 1992-01-01 | Carn et al. | |
| US5090011 | 1992-02-01 | Fukuta et al. | |
| US5090024 | 1992-02-01 | Vander Mey et al. | |
| US5093827 | 1992-03-01 | Franklin et al. | |
| US5093912 | 1992-03-01 | Dong et al. | |
| US5115429 | 1992-05-01 | Hluchyj et al. | |
| US5119369 | 1992-06-01 | Tanabe et al. | |
| US5119372 | 1992-06-01 | Verbeek | |
| US5128932 | 1992-07-01 | Li | |
| US5130975 | 1992-07-01 | Akata | |
| US5130982 | 1992-07-01 | Ash et al. | |
| US5132966 | 1992-07-01 | Hayano et al. | |
| US5146474 | 1992-09-01 | Nagler et al. | |
| US5146560 | 1992-09-01 | Goldberg et al. | |
| US5146587 | 1992-09-01 | Francisco | |
| US5150358 | 1992-09-01 | Punj et al. | |
| US5151897 | 1992-09-01 | Suzuki | |
| US5157657 | 1992-10-01 | Potter et al. | |
| US5163045 | 1992-11-01 | Caram et al. | |
| US5163046 | 1992-11-01 | Hahne et al. | |
| US5179556 | 1993-01-01 | Turner | |
| US5179558 | 1993-01-01 | Thacker et al. | |
| US5185743 | 1993-02-01 | Murayama et al. | |
| US5191578 | 1993-03-01 | Lee | |
| US5191582 | 1993-03-01 | Upp | |
| US5191652 | 1993-03-01 | Dias et al. | |
| US5193151 | 1993-03-01 | Jain | |
| US5197067 | 1993-03-01 | Fujimoto et al. | |
| US5198808 | 1993-03-01 | Kudo | |
| US5199027 | 1993-03-01 | Barri | |
| US5239539 | 1993-08-01 | Uchida et al. | |
| US5253247 | 1993-10-01 | Hirose et al. | |
| US5253248 | 1993-10-01 | Dravida et al. | |
| US5255264 | 1993-10-01 | Cotton et al. | |
| US5255266 | 1993-10-01 | Watanabe et al. | |
| US5257311 | 1993-10-01 | Naito et al. | |
| US5258979 | 1993-11-01 | Oomuro et al. | |
| US5265088 | 1993-11-01 | Takigawa et al. | |
| US5267232 | 1993-11-01 | Katsube et al. | |
| US5268897 | 1993-12-01 | Komine et al. | |
| US5271010 | 1993-12-01 | Miyake et al. | |
| US5272697 | 1993-12-01 | Fraser et al. | |
| US5274641 | 1993-12-01 | Shobatake et al. | |
| US5274768 | 1993-12-01 | Traw et al. | |
| US5280469 | 1994-01-01 | Taniguchi et al. | |
| US5280470 | 1994-01-01 | Buhrke et al. | |
| US5282201 | 1994-01-01 | Frank et al. | |
| US5283788 | 1994-02-01 | Morita et al. | |
| US5285446 | 1994-02-01 | Yonehara | |
| US5287349 | 1994-02-01 | Hyodo et al. | |
| US5287535 | 1994-02-01 | Sakagawa et al. | |
| US5289462 | 1994-02-01 | Ahmadi et al. | |
| US5289463 | 1994-02-01 | Mobasser | |
| US5289470 | 1994-02-01 | Chang et al. | |
| US5291481 | 1994-03-01 | Doshi et al. | |
| US5291482 | 1994-03-01 | McHarg et al. | |
| US5295134 | 1994-03-01 | Yoshimura et al. | |
| US5301055 | 1994-04-01 | Bagchi et al. | |
| US5301184 | 1994-04-01 | Uriu et al. | |
| US5301190 | 1994-04-01 | Tsukuda et al. | |
| US5301193 | 1994-04-01 | Toyofuku et al. | |
| US5303232 | 1994-04-01 | Faulk, Jr. | |
| US5305311 | 1994-04-01 | Lyles | |
| US5309431 | 1994-05-01 | Tominaga et al. | |
| US5309438 | 1994-05-01 | Nakajima | |
| US5311586 | 1994-05-01 | Bogart et al. | |
| US5313454 | 1994-05-01 | Bustini et al. | |
| US5313458 | 1994-05-01 | Suzuki | |
| US5315586 | 1994-05-01 | Charvillat | |
| US5319638 | 1994-06-01 | Lin | |
| US5321695 | 1994-06-01 | Proctor et al. | |
| US5323389 | 1994-06-01 | Bitz et al. | |
| US5333131 | 1994-07-01 | Tanabe et al. | |
| US5333134 | 1994-07-01 | Ishibashi et al. | |
| US5335222 | 1994-08-01 | Kamoi et al. | |
| US5335325 | 1994-08-01 | Frank et al. | |
| US5339310 | 1994-08-01 | Taniguchi | |
| US5339317 | 1994-08-01 | Tanaka et al. | |
| US5339318 | 1994-08-01 | Tanaka et al. | |
| US5341366 | 1994-08-01 | Soumiya et al. | |
| US5341373 | 1994-08-01 | Ishibashi et al. | |
| US5341376 | 1994-08-01 | Yamashita | |
| US5341483 | 1994-08-01 | Frank et al. | |
| US5345229 | 1994-09-01 | Olnowich et al. | |
| US5350906 | 1994-09-01 | Brody et al. | |
| US5355372 | 1994-10-01 | Sengupta et al. | |
| US5357506 | 1994-10-01 | Sugawara | |
| US5357507 | 1994-10-01 | Hughes et al. | |
| US5357508 | 1994-10-01 | Le Boudec et al. | |
| US5357510 | 1994-10-01 | Norizuki et al. | |
| US5359600 | 1994-10-01 | Ueda et al. | |
| US5361251 | 1994-11-01 | Aihara et al. | |
| US5361372 | 1994-11-01 | Rege et al. | |
| US5363433 | 1994-11-01 | Isono | |
| US5363497 | 1994-11-01 | Baker et al. | |
| US5365514 | 1994-11-01 | Hershey et al. | |
| US5369570 | 1994-11-01 | Parad | |
| US5371893 | 1994-12-01 | Price et al. | |
| US5373504 | 1994-12-01 | Tanaka et al. | |
| US5375117 | 1994-12-01 | Morita et al. | |
| US5377262 | 1994-12-01 | Bales et al. | |
| US5377327 | 1994-12-01 | Jain et al. | |
| US5379297 | 1995-01-01 | Glover et al. | |
| US5379418 | 1995-01-01 | Shimazaki et al. | |
| US5390174 | 1995-02-01 | Jugel | |
| US5390175 | 1995-02-01 | Hiller et al. | |
| US5392280 | 1995-02-01 | Zheng | |
| US5392402 | 1995-02-01 | Robrock, II | |
| US5394396 | 1995-02-01 | Yoshimura et al. | |
| US5394397 | 1995-02-01 | Yanagi et al. | |
| US5396491 | 1995-03-01 | Newman | |
| US5398235 | 1995-03-01 | Tsuzuki et al. | |
| US5400337 | 1995-03-01 | Munter | |
| US5402415 | 1995-03-01 | Turner | |
| US5412648 | 1995-05-01 | Fan | |
| US5414703 | 1995-05-01 | Sakaue et al. | |
| US5418942 | 1995-05-01 | Krawchuk et al. | |
| US5420858 | 1995-05-01 | Marshall et al. | |
| US5420988 | 1995-05-01 | Elliott | |
| US5422879 | 1995-06-01 | Parsons et al. | |
| US5425021 | 1995-06-01 | Derby et al. | |
| US5425026 | 1995-06-01 | Mori | |
| US5426635 | 1995-06-01 | Mitra et la. | |
| US5432713 | 1995-07-01 | Takeo et al. | |
| US5432784 | 1995-07-01 | Ozveren | |
| US5432785 | 1995-07-01 | Ahmed et al. | |
| US5432908 | 1995-07-01 | Heddes et al. | |
| US5436886 | 1995-07-01 | McGill | |
| US5436893 | 1995-07-01 | Barnett | |
| US5440547 | 1995-08-01 | Easki et al. | |
| US5444702 | 1995-08-01 | Burnett et al. | |
| US5446733 | 1995-08-01 | Tsuruoka | |
| US5446737 | 1995-08-01 | Cidon et al. | |
| US5446738 | 1995-08-01 | Kim et al. | |
| US5448559 | 1995-09-01 | Hayter et al. | |
| US5448621 | 1995-09-01 | Knudsen | |
| US5450406 | 1995-09-01 | Esaki et al. | |
| US5452296 | 1995-09-01 | Shimizu | |
| US5454299 | 1995-10-01 | Thessin et al. | |
| US5455820 | 1995-10-01 | Yamada | |
| US5455825 | 1995-10-01 | Lauer et al. | |
| US5457687 | 1995-10-01 | Newman | |
| US5459743 | 1995-10-01 | Fukuda et al. | |
| US5461611 | 1995-10-01 | Drake, Jr. et al. | |
| US5463620 | 1995-10-01 | Sriram | |
| US5463629 | 1995-10-01 | Ko | |
| US5463775 | 1995-10-01 | DeWitt et al. | |
| US5465331 | 1995-11-01 | Yang et al. | |
| US5465365 | 1995-11-01 | Winterbottom | |
| US5469003 | 1995-11-01 | Kean | |
| US5473608 | 1995-12-01 | Gagne et al. | |
| US5475679 | 1995-12-01 | Mjnter | |
| US5479401 | 1995-12-01 | Bitz et al. | |
| US5479402 | 1995-12-01 | Hata et al. | |
| US5483526 | 1996-01-01 | Ben-Nun et al. | |
| US5485453 | 1996-01-01 | Wahlman et al. | |
| US5485455 | 1996-01-01 | Dobbins et al. | |
| US5487063 | 1996-01-01 | Kakuma et al. | |
| US5488606 | 1996-01-01 | Kakuma et al. | |
| US5491691 | 1996-02-01 | Shtayer et al. | |
| US5491694 | 1996-02-01 | Oliver et al. | |
| US5493566 | 1996-02-01 | Ljungberg et al. | |
| US5497369 | 1996-03-01 | Wainwright | |
| US5499238 | 1996-03-01 | Shon | |
| US5504741 | 1996-04-01 | Yamanaka et al. | |
| US5504742 | 1996-04-01 | Kakuma et al. | |
| US5506834 | 1996-04-01 | Sekihata et al. | |
| US5506839 | 1996-04-01 | Hatta | |
| US5506956 | 1996-04-01 | Cohen | |
| US5509001 | 1996-04-01 | Tachibana et al. | |
| US5509007 | 1996-04-01 | Takashima et al. | |
| US5513134 | 1996-04-01 | Cooperman et al. | |
| US5513178 | 1996-04-01 | Tanaka | |
| US5513180 | 1996-04-01 | Miyake et al. | |
| US5515359 | 1996-05-01 | Zheng | |
| US5517495 | 1996-05-01 | Lund et al. | |
| US5519690 | 1996-05-01 | Suzuka et al. | |
| US5521905 | 1996-05-01 | Oda et al. | |
| US5521915 | 1996-05-01 | Dieudonne et al. | |
| US5521916 | 1996-05-01 | Choudhury et al. | |
| US5521917 | 1996-05-01 | Watanabe et al. | |
| US5521923 | 1996-05-01 | Willmann et al. | |
| US5523999 | 1996-06-01 | Takano et al. | |
| US5524113 | 1996-06-01 | Gaddis | |
| US5526344 | 1996-06-01 | Diaz et al. | |
| US5528588 | 1996-06-01 | Bennett et al. | |
| US5528590 | 1996-06-01 | Iidaka et al. | |
| US5528591 | 1996-06-01 | Lauer | |
| US5530695 | 1996-06-01 | Digne et al. | |
| US5533009 | 1996-07-01 | Chen | |
| US5533020 | 1996-07-01 | Byrn et al. | |
| US5535196 | 1996-07-01 | Aihara et al. | |
| US5535197 | 1996-07-01 | Cotton | |
| US5537394 | 1996-07-01 | Abe et al. | |
| US5541912 | 1996-07-01 | Choudhury et al. | |
| US5544168 | 1996-08-01 | Jeffrey et al. | |
| US5544169 | 1996-08-01 | Norizuki et al. | |
| US5544170 | 1996-08-01 | Kasahara | |
| US5546389 | 1996-08-01 | Wippenbeck et al. | |
| US5546391 | 1996-08-01 | Hochschild et al. | |
| US5546392 | 1996-08-01 | Boal et al. | |
| US5550821 | 1996-08-01 | Akiyoshi | |
| US5550823 | 1996-08-01 | Irie et al. | |
| US5553057 | 1996-09-01 | Nakayama | |
| US5553068 | 1996-09-01 | Aso et al. | |
| US5555243 | 1996-09-01 | Kakuma et al. | |
| US5555265 | 1996-09-01 | Kakuma et al. | |
| US5557607 | 1996-09-01 | Holden | |
| US5568479 | 1996-10-01 | Watanabe et al. | |
| US5570361 | 1996-10-01 | Norizuki et al. | |
| US5570362 | 1996-10-01 | Nishimura | |
| US5572522 | 1996-11-01 | Calamvokis et al. | |
| US5577032 | 1996-11-01 | Sone et al. | |
| US5577035 | 1996-11-01 | Hayter et al. | |
| US5577204 | 1996-11-01 | Brewer et al. | |
| US5583857 | 1996-12-01 | Soumiya et al. | |
| US5583858 | 1996-12-01 | Hanaoka | |
| US5583861 | 1996-12-01 | Holden | |
| US5590132 | 1996-12-01 | Ishibashi et al. | |
| US5602829 | 1997-02-01 | Nie et al. | |
| US5610913 | 1997-03-01 | Tomonaga et al. | |
| US5623405 | 1997-04-01 | Isono | |
| US5625846 | 1997-04-01 | Kobayakawa et al. | |
| US5633861 | 1997-05-01 | Hanson et al. | |
| US5703875 | 1997-12-01 | Burnett | |
| JPX484943 | 1992-03-01 |
Non-Patent Literature (15)
- Rob Coltun et al., PRP: A P-NNI Routing Protocol Proposal, ATM Forum Technical Committee, ATM-Forum/94-0492, Apr. 28, 1994.
- Richard Bubenik et al., Leaf Initiated Join Extensions, ATM Forum Technical Committee, Signalling Subworking Group, ATM Forum 94-0325, Apr. 28, 1994.
- Richard Bubenik et al., Requirements For Phase 2 Signaling Protocol, ATM Forum Technical Committee, Signalling Subworking Group, ATM Forum 94-1078, Jan. 1, 1994.
- H.T. Kung and K. Chang, Receiver-Oriented Adaptive Buffer Allocation in Credit-Based Flow Control for ATM Networks, Proceedings of INFOCOM '95, Apr. 2-6, 1995, pp. 1-14.
- H.T. Kung et al., Credit-Based Flow Control for ATM Networks: Credit Update Protocol, Adaptive Credit Allocation, and Statistical Multiplexing, Proceedings of ACM SIGCOMM '94 Symposium on Communications Architectures, Protocols and Applications, Aug. 31-Sep. 2, 1994, pp. 1-14.
- An Ascom Timeplex White Paper, Meeting Critical Requirements with Scalable Enterprise Networking Solutions Based on a Unified ATM Foundation, pp. 1-12, Apr. 1994.-Apr. 1995?
- Douglas H. Hunt, ATM Traffic Management--Another Perspective, Business Communications Review, Jul. 1994.
- Richard Bubenik et al., Leaf Initiated Join Extensions, Technical Committee, Signalling Subworking Group, ATM Forum/94-0325R1, Jul. 1, 1994.
- Douglas H. Hunt et al., Flow Controlled Virtual Connections Proposal for ATM Traffic Management (Revision R2), Traffic Management Subworking Group, ATM Forum/94-0632R2, Aug. 1994.
- Flavio Bonomi et al., The Rate-Based Flow Control Framework for the Available Bit Rate ATM Service, IEEE Network, Mar./Apr. 1995, pp. 25-39.
- R. Jain, Myths About Congestion Management in High Speed Networks, Internetworking Research and Experience, vol. 3, 101-113 (1992).
- Douglas H. Hunt et al., Credit-Based FCVC Proposal for ATM Traffic Management (Revision R1), ATM Forum Technical Committee Traffic Management Subworking Group, ATM-Forum/94-0168R1, Apr. 28, 1994.
- Douglas H. Hunt et al., Action Item Status for Credit-Based FCVC Proposal, ATM Forum Technical Committee Traffic Management Subworking Group, ATM-Forum/94-0439, Apr. 28, 1994.
- Timothy P. Donahue et al., Arguments in Favor of Continuing Phase 1 as the Initial ATM Forum P-NNI Routing Protocol Implementation, ATM Forum Technical Committee, ATM Forum/94-0460, Apr. 28, 1994.
- Richard Bubenick et al., Leaf Initiated Join Extensions, Technical Committee, Signalling Subworking Group, ATM Forum/94-0325, Apr. 28, 1994.