US 5,482,885 AGrant

Method for Forming Most Capacitor Using Poly Spacer Technique

Issue Date:1996-01-09

•1 Claims

•3 Drawing Sheets

Abstract

A MOST capacitor for use in a DRAM cell is formed by depositing a conductive polysilicon electrode layer on the substrate. Oxide lines are then formed on the polysilicon layer. Using the oxide lines as a mask, pillars are etched in the polysilicon electrode layer.

Metadata

Assignee

United Microelectronics Corp.

Inventors

Water Lur
Cheng-Hen Huang

Application Information

Application Number:US 2145952

Filing Date:1994-03-18

Priority Date:1994-03-18

Art Unit:117

Classifications

IPC:

H01L 2170H01L 2700

Field of Search:

437919;977;52;60

Patent Drawings (3 sheets)

Description

Field of the Invention

The present invention relates to a technique for forming a modulated stacked capacitor for use in a Dynamic Random Access Memory (DRAM) cell.

Background of the Invention

A DRAM cell typically comprises a MOS transistor and a capacitor. An example of such a DRAM cell is shown in FIG. 1. The DRAM cell 10 of FIG. 1 comprises the MOSFET 12 and the capacitor 14. A word line is connected to the gate of the MOSFET 14. A bit line is connected to the source of the MOSFET 12. The capacitor 14 is connected to the drain of the MOSFET 12. The state of the DRAM cell 10 is determined by whether or not the capacitor 14 is holding a charge.

The DRAM cell is read by using the bit line to determine whether or not a charge is stored in the capacitor. The DRAM cell is written by using the bit line to add or remove charge from the capacitor. However, the cell can only be read or written when the cell is addressed (i.e. activated) by the word line.

With the continuous advancement of DRAM technology, the chip area used for one DRAM cell is getting smaller. There are two methods used to increase the capacitance of the capacitor in the DRAM cell. One method is to decrease the effective dielectric thickness and the other method is to increase the effective capacitor surface area.

It is expected that future scaled DRAM cells will rely heavily on the quality and storage capacity of ultra thin dielectric materials that are sandwiched between two heavily doped polysilicon and/or silicon electrodes. However, higher capacitance values cannot be obtained without seriously degrading the device retention time. Specifically, films thinner than 50 angstroms present excessive leakage current due to direct carrier tunneling. For a given capacitor dielectric film, the larger the surface area, the larger the capacitance.

FIGS. 2, 3, 4, 5 and 6 illustrate prior art Dram cells. The DRAM cell 20 of FIG. 2 comprises a MOSFET 22 and a capacitor 24 which are both formed on a silicon substrate 25. The MOSFET 22 comprises the source and drain regions 26 and 28, which regions are separated by the channel 29. It should be noted that the source and drain regions 26, 28 have a conductivity type opposite to that of the substrate. A metal contact 27 directly contacts the source region 26. A gate 30 is formed from polysilicon material (Poly-1) and is separated from the surface of the substrate by an oxide layer 31. An additional oxide region 32 is on top of the gate 30.

The capacitor 24 sits on top of the drain region 28. The capacitor 24 has a first electrode 40 formed by a conducting polysilicon material (poly-2), a thin dielectric layer 42 which may be NO or ONO, and a second electrode 44 which is formed from a conducting polysilicon material (poly-3). The capacitor contacts the drain region 28 in a space between the oxide region 32 and the oxide region 52.

FIG. 3 shows a DRAM cell 20' which is similar to the DRAM cell 20 of FIG. 2. The main difference is that the shape of the poly-2 electrode layer 40, dielectric layer 42 and poly-3 electrode layer 44 have been altered to increase the surface area of the capacitor 24.

FIG. 4 shows a DRAM cell 20" in which the poly-2 electrode 40 has been made rugged to increase the surface area of the capacitor.

FIG. 5 shows a DRAM cell 20'" in which the polysilicon electrode 40 is formed from a plurality of horizontal layers 41 to increase the surface area of the capacitor.

Another capacitor structure which can be used to increase the capacitance of a DRAM cell is known as MOST (modulated stacked) capacitor. (See e.g. Y. K. Jun et al, "The Fabrication and Electrical Properties of Modulated Stacked Capacitor for Advance DRAM Applications" IEEE Electron Device Letters, Vol. 13, No. 8, August 1992, the contexts of which are incorporated herein by reference) .

A DRAM cell 20"" having a MOST capacitor structure is illustrated in FIG. 6. In the capacitor 24 of FIG. 6, the poly-2 electrode 40 comprises a plurality of spaced apart vertical pillars 43. The capacitor dielectric 42 and poly-3 electrode 44 are then deposited over the spaced apart vertical pillars 43. In this manner a capacitor with a large effective surface area is formed in a DRAM cell.

It is an object of the present invention to provide a technique for manufacture of a MOST capacitor for use in a DRAM cell.

Summary of the Invention

Brief Description of the Drawing

FIG. 1 schematically illustrates DRAM cell.

FIGS. 2-6 illustrate various prior art capacitors utilized in DRAM cells.

FIGS. 7(a), 7(b), 7(c), and 7(d) illustrate a technique for forming a MOST capacitor for use in a DRAM cell in accordance with the present invention.

Detailed Description of the Invention

The MOST capacitor 24 of the present invention is formed as follows:

1. As shown in FIG. 7(a), a polysilicon (poly-2) electrode layer 40 is deposited on the oxide regions 32 and 52 and on the drain region 28 of the substrate 25 (not shown in FIG. 7(a), but see FIGS. 2-6) after the formation of polycontact.

2. The polysilicon layer 40 is doped with POCl.sub.3 or ion implanted with phosphorous, arsenic or the like to become conductive.

3. A thin oxide layer 90 is deposited on the polysilicon layer 40 with a thickness of between 500-2,000 .ANG. to act as a mask during the etching of the polysilicon electrode layer 40.

4. A nitride (Si.sub.3 N.sub.4) layer with a thickness of 2,000-5,000 Angstroms is deposited on the oxide layer 90 and patterned by a conventional lithography method with a feature size of 0.6 micron, for example, to form the nitride regions 92. The oxide layer 90 will act as an end point for nitride etching.

5. Polysilicon spacers 94 are formed on the side walls of the nitride regions 92. The polysilicon spacers have a thickness of about 2,000 Angstroms. The poly spaces 94 are separated by narrow spaces 95 and wide spacers 97, which wide spacers 97 are filled with Si.sub.3 N.sub.4 regions 92.

6. The nitride regions 92 are stripped in hot H.sub.3 PO.sub.4.

7. Oxide spacers 96 with a thickness of about 2000 Angstroms are formed on the sidewalls of the polysilicon spacers 94, as shown in FIG. 7(b). The narrow spaces 95 (see FIG. 7(a)) are now filled with the oxide spaces 96, while the wide spaces 97 (see FIG. 7(a)) are now filled with the oxide spacers 96 in a manner so that gaps 99 remain.

8. The poly spacers 94 are etched away by conventional reactive ion etching. There remains the oxide spacers 96 standing on the oxide layer 90.

9. The oxide layer 90 and spacers 96 are then etched to form the oxide lines 100 with a spacing and width of about 2,000 Angstroms. The lines 100 are shown in FIG. 7(c). Each line 100 includes a portion 90' of the oxide layer 90 and a portion 96' of a spacer 96. The polysilicon layer 40 is exposed in the openings 102.

10. Using the oxide lines 100 as a mask the polysilicon layer 40 is then etched to a depth of about 4,000-8,000 Angstroms. The oxide lines 100 are then dipped away using HF solution. The result is the pillars 43 shown in FIG. 7(d). The pillars 43 of FIG. 7(d) have the shape of walls which extend perpendicular to the plane of the figure.

11. The capacitor dielectric layer 42 (see FIG. 6) is then formed on top of the pillars (i.e. walls) 43 of the polysilicon electrode layer 40. The dielectric layer 42 may be ON or ONO.

12. The polysilicon electrode layer 40 and the dielectric layer 42 are then etched to isolate the capacitor.

13. A second polysilicon electrode layer 44 (see FIG. 6) is then deposited on the dielectric layer 42. The polysilicon electrode layer 44 is doped so that it is conducting and is etched to complete the capacitor structure.

14. Another dielectric layer, usually borophosphosilicate glass or the like (not shown) is deposited on the polysilicon electrode layer 44 and then etched to form openings for a subsequent metalization step.

15. The metalization is deposited and etched to form contacts (e.g. contact 27) to complete the capacitor structure.

Finally, the above-described embodiments of the invention are intended to be illustrative only. Numerous alternative embodiments may be devised by those skilled in the art without departing from the spirit and scope of the following claims.

Claims

What is claimed is:

1. A method for forming a capacitor for use in a DRAM cell, comprising the steps of: (a) forming a conductive polysilicon electrode layer on a substrate; (b) forming an oxide layer on the polysilicon electrode layer; (c) forming oxide spaces on said oxide layer, comprising the steps of: (i) forming spaced apart nitride regions on said oxide layer; (ii) forming polysilicon spacers on the side walls of said nitride regions; (iii) removing said nitride regions; and (iv) forming said oxide spaces on the side walls of said polysilicon spacers and removing said polysilicon spacers; (d) etching said oxide spaces and said oxide layer to form oxide lines on said polysilicon electrode layer; (e) using said oxide lines as a mask, etching said polysilicon electrode layer to form pillars therein; (f) forming a dielectric layer on said polysilicon electrode layer; and (g) forming a second polysilicon electrode layer on said dielectric layer.

Patent Citations (22)

Patent	Date	Inventor
US4859622	1989-08-01	Eguchi
US5068199	1991-11-01	Sandhu
US5110752	1992-05-01	Lu
US5134086	1992-07-01	Ahn et al.
US5158905	1992-10-01	Ahn
US5164881	1992-11-01	Ahn
US5182232	1993-06-01	Chhabra et al.
US5204280	1993-04-01	Dhong et al.
US5213992	1993-05-01	Lu
US5227322	1993-07-01	Ko et al.
US5244842	1993-09-01	Cathey et al.
US5254503	1993-10-01	Kenney
US5256587	1993-10-01	Jun et al.
US5302540	1994-04-01	Ko et al.
US5304828	1994-04-01	Kim et al.
US5308786	1994-05-01	Lur et al.
US5313100	1994-05-01	Ishii et al.
US5332696	1994-06-01	Kim et al.
US5342800	1994-08-01	Jun et al.
US5350707	1994-09-01	Ko et al.
JPX3266460	1990-03-01
JPX2308551	1990-12-01

Non-Patent Literature (3)

Wolf et al., Silicon Processing For the VLSI Era, vol. I, Lattice Press 1986, pp. 400-1, 581.
Jun et al., The Fabrication and Electrical Properties of Modulated Stacked Capacitor for Advanced DRAM Applications, IEEE (1992).
IBM Technical Disclosure, Method of Increasing Capacitance Area Using RIE Selectivity, vol. 35, No. 7 (Dec. 1992).