US 5,283,537 AGrant

Current Mirror Circuit

Issue Date:1994-02-01

•1 Claims

•3 Drawing Sheets

Abstract

A current mirror circuit has first through fourth transistors. The first and second transistors are of a first conductivity type and have their emitters connected to a power source and their bases commonly connected. The third transistor is of the first conductivity type and has its collector connected to a reference potential, its emitter connected to the bases of the first and second transistors, and its base connected to a collector of the first transistor. The fourth transistor is of the first conductivity type and has its emitter connected to a collector of the second transistor. A control device controls a base of the fourth transistor by an output current which changes in accordance with a current flowing in the collector of the first transistor.

Metadata

Assignee

Canon Kabushiki Kaisha

Inventor

Hiroyuki Nakamura

Application Information

Application Number:US 9180087

Filing Date:1992-07-24

Priority Date:1991-07-31

Art Unit:252

Classifications

IPC:

H03F 304

Field of Search:

330323288315;316

Patent Drawings (3 sheets)

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a current mirror circuit among electronic circuits which are used in various electronic apparatuses.

2. Related Background Art

A conventional current mirror circuit is constructed as shown in FIGS. 1 and 2.

The current mirror circuit of FIG. 1 has a circuit construction such that a constant current source 4 is connected to the collector side of a PNP transistor 2 in which the portion between the base and collector is short-circuited and a connecting point of the collector and base terminals is connected to a base terminal of another PNP transistor 6. Reference numeral 1 denotes a power source line. A collector current I.sub.out of the transistor 6 is generally expressed as follows by using a collector current I.sub.in of the transistor 2 ##EQU1## or is expressed as follows in consideration of the Early effect ##EQU2## where, h.sub.FE : current amplification factor

V.sub.CB : voltage between collector and base

V.sub.A : early voltage

As will be obviously understood from the equation (1), however, I.sub.out depends on the magnitude of h.sub.FE. For instance, when h.sub.FE =30, I.sub.out =0.9375I.sub.in and an error of 6% or more occurs. From the equation (2), even when h.sub.FE =.infin., for instance, if V.sub.A =15 V and V.sub.CB =2 V, I.sub.out =0.88I.sub.in, so that there is a problem in that an error of 10% or more really occurs.

FIG. 2 is a diagram showing a current mirror circuit to reduce the dependency on h.sub.FE in the above two problems. An emitter of a transistor 3 whose collector is connected to a reference potential V.sub.Ref is connected to a base of the PNP transistor 2. A collector of the transistor 2 is connected to a base of the transistor 3. The rest of the construction is similar to that of FIG. 1. In the case of the circuit of FIG. 2, the collector current I.sub.out of the transistor 6 is generally given by ##EQU3## For instance, in a manner similar to the circuit of FIG. 1, when h.sub.FE =30, I.sub.out =0.998I.sub.in and a mirror coefficient has a value which is near 100%. However, the dependency on the voltage between collector and base due to the Early effect still remains and there is a problem in that a large error occurs in a manner similar to the circuit of FIG. 1.

SUMMARY OF THE INVENTION

It is an object of the invention to provide a current mirror circuit which can simultaneously reduce the error due to the base current and the error due to the Early effect as the above problems.

According to one aspect of the invention is provided a current mirror circuit comprising: first and second transistors of the first conductivity type whose emitters are connected to a power source and whose bases are commonly connected; a third transistor of the first conductivity type whose collector is connected to a reference potential, whose emitter is connected to the bases of the first and second transistors, and whose base is connected to a collector of the first transistor; a fourth transistor of the first conductivity type whose emitter is connected to a collector of the second transistor; and control means for controlling a base of the fourth transistor by an output current which changes in accordance with a current flowing in the collector of the first transistor.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram of a conventional current mirror circuit;

FIG. 2 is a circuit diagram of another conventional current mirror circuit;

FIG. 3 is a circuit diagram of the first embodiment of the invention;

FIG. 4 is a diagram showing the result of simulation of the circuit of the invention;

FIG. 5 is a diagram showing the result of simulation of the conventional circuit; and

FIG. 6 is a circuit diagram of the second embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiments of the invention will be described in detail hereinbelow with reference to the drawings. The invention, however, is not limited to the following embodiments but can be also applied to any other modifications which can accomplish the objects of the invention.

Embodiment 1

FIG. 3 shows a semiconductor integrated circuit according to the first embodiment of the invention. Reference numeral 1 denotes the power source line connected to a power source V. Reference numeral 2 denotes the bipolar transistor of the first conductivity type (PNP type) whose collector is connected to the constant current source 4 for causing the input current I.sub.in and whose emitter is connected to the power source line 1. The base of the bipolar transistor 2 is connected to a base of the transistor 6 which constructs a current mirror circuit together with the transistor 2. An emitter of the transistor 6 is connected to the power source line 1. Further, the bases of the transistors 2 and 6 are connected to the emitter of the transistor 3 of the first conductivity type whose collector is connected to the reference potential V.sub.Ref and which is used to compensate a base current.

The collector of the transistor 2 is connected to not only the constant current source 4 but also the base of the transistor 3 and a base of a transistor 7 of the second conductivity type (NPN type) whose collector is connected to the power source line 1. An emitter of the transistor 7 is connected to a base of a transistor 8 of the first conductivity type which gives the output current and the other terminal of a constant current source 9 whose one end is connected to the reference potential V.sub.Ref.

An emitter of the transistor 8 is connected to a collector of the transistor 6. A collector current of the transistor 2 is I.sub.C2, a base current is I.sub.B2, an emitter current is I.sub.E2, a voltage between base and emitter is V.sub.BE2, and a voltage between collector and base is V.sub.CB2. Similarly, for a transistor N, they are set to I.sub.CN, I.sub.BN, I.sub.EN, V.sub.BEN, and V.sub.CBN, respectively. On the other hand, a current amplification factor of the transistor of the first conductivity type is h.sub.FE1, a current amplification factor of the transistor of the second conductivity type is h.sub.FE2, and an Early voltage of the transistor of the first conductivity type is V.sub.A1. The following equations are satisfied for the circuit of FIG. 3. ##EQU4##

The equation (4) shows that by setting I.sub.B3 =I.sub.B7, the input currents I.sub.in and I.sub.C2 can be equalized and the error due to the base current can be cancelled. The following equation (7) is obtained from the equations (5) and (6). ##EQU5##

The invention intends to equalize the input current I.sub.in and the output current I.sub.out. From the equation (4), by setting I.sub.B3 =I.sub.B7, I.sub.in =I.sub.C2. Therefore, from the equation (7), the following equation (8) is derived. ##EQU6## By setting the current I.sub.B flowing in the constant current source 9 for bias to the value of the equation (8), the error of the base current can be cancelled.

The reduction of the Early effect will now be described. The collector potentials V.sub.C2 and V.sub.C6 of the transistors 2 and 6 serving as a current mirror circuit can be respectively expressed as follows. Assuming that the potential of the power source line 1 is set to V.sub.CC,

The following equations are generally satisfied. ##EQU7## where, I.sub.S2, I.sub.S6 : saturation currents in the opposite direction of the transistors 2 and 6

q, k, T: constants

Since the portion between the emitter and base of each of the transistors 2 and 6 is short-circuited, V.sub.BE2 =V.sub.BE6 can be obtained in the equations (11) and (12). Generally, the opposite direction saturation currents of the transistors of the same size are almost equal in the integrated circuit and I.sub.S2 =I.sub.S6 can be set. Therefore, in order to set I.sub.S2 =I.sub.S6, it is sufficient that the following equation (13) is satisfied from the equations (11) and (12).

However, since the bases are commonly connected, the meaning of the equation (13) is substantially the same as the following equation (14).

By setting

from the equations (9), (10), and (14), the collector potentials of the transistors 2 and 6 can be equalized and the Early effect can be reduced. From the equation (15), the following equation (16) is derived. ##EQU8##

In the equation (16), the transistor current I.sub.C7 can be expressed by the following equation (18) ##EQU9## from the following equation (17). ##EQU10## From the equations (16) and (18), the following equation (19) is obtained. ##EQU11##

From the equation (19), by setting ##EQU12## the Early effect can be eliminated. FIG. 4 shows the result of simulation according to the current mirror circuit of the invention. The axis of the abscissa indicates the collector potential of the transistor 8, and the axis of the ordinate indicates the output current. When the input current I.sub.in =10 .mu.A, the output current lies within a range from 10.00235 .mu.A to 10.0025 .mu.A so long as the collector potential lies within a range from 0 to 3V. An error of up to 0.025% occurs. FIG. 5 shows the result of simulation of the conventional circuit of FIG. 2. Under the same condition as that mentioned above, the output current lies within a range from 11.89 .mu.A to 10.38 .mu.A and an error of up to 18.9% occurs. A current mirror circuit of a high precision can be obtained by the invention.

Embodiment 2

FIG. 6 shows a circuit of embodiment 2 according to the invention. The conventional current mirror circuits are cascade connected. In this case, there are two advantages, that the constant current bias I.sub.B is unnecessary and the transistor of the second conductivity type is unnecessary. In a manner similar to the embodiment of FIG. 3, the collector potentials of the transistors 2 and 6 constructing the current mirror circuit can be equalized and the Early effect can be reduced.

According to the invention as mentioned above, it is possible to obtain the current mirror circuit of a high precision which can remarkably reduce the error due to the base current and the error due to the Early effect.

Claims

What is claimed is:

1. A current mirror circuit comprising: first and second transistors of a first conductivity type whose emitters are connected to a power source and whose bases are commonly connected; a third transistor of the first conductivity type whose collector is connected to a reference potential and whose emitter is connected to the bases of said first and second transistors and whose base is connected to a collector of the first transistor; a fourth transistor of the first conductivity type whose emitter is connected to a collector of the second transistor; and control means for controlling a base of said fourth transistor, wherein said control means comprises a fifth transistor of a second conductivity type and a constant current source, a base of said fifth transistor is connected to the collector of said first transistor, a collector of said fifth transistor is connected to said power source and an emitter of said fifth transistor is connected to the base of said fourth transistor, and said constant current source is provided between the emitter of said fifth transistor and said reference potential.

Patent Citations (13)

Patent	Date	Inventor
US3936725	1976-02-01	Schneider
US4166971	1979-09-01	Schneider
US4412186	1983-10-01	Nagano
US4503381	1985-03-01	Bowers
US4716305	1987-12-01	Sakuragi et al.
US4758820	1988-07-01	Tateno
US4801892	1989-01-01	Yamakoshi et al.
US4807009	1989-02-01	Fushimi et al.
US5126689	1992-06-01	Nakamura
EPX67447	1982-06-01
DEX3114877	1982-02-01
JPX171110	1983-10-01
JPX181804	1984-10-01