US 8,618,652 B2Grant
Forming functionalized carrier structures with coreless packages
Issue Date:2013-12-31
•15 Claims
•9 Drawing Sheets
Abstract
Methods of forming a microelectronic packaging structure and associated structures formed thereby are described. Those methods may include attaching a die to a carrier material, wherein the carrier material comprises a top layer and a bottom layer separated by an etch stop layer; forming a dielectric material adjacent the die, forming a coreless substrate by building up layers on the dielectric material, and then removing the top layer carrier material and etch stop layer from the bottom layer carrier material.
Metadata
Assignee
- Intel Corporation
Inventors
- Ravi K Nalla
- John S Guzek
- Javier Soto Gonzalez
- Drew W Delaney
- Hamid R Azimi
Application Information
Application Number:US 12/761,782
Filing Date:2010-04-16
Priority Date:2010-04-16
Art Unit:2893
Classifications
IPC:
H01L23/053
Patent Drawings (9 sheets)
Description
Background of the Invention
[0001] As semiconductor technology advances for higher processor performance, advances in packaging architectures may include coreless bumpless build-up Layer (BBUL-C) package architectures and other such assemblies. Current process flows for BBUL-C packages involve building of the substrate on a temporary core/carrier capped with copper foil, which is etched off after the package is separated from the core.
Brief Description of the Drawings
[0002] While the specification concludes with claims particularly pointing out and distinctly claiming certain embodiments of the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
[0003] FIGS. 1 a-1h represent methods of forming structures according to an embodiment of the present invention.
[0004] FIGS. 2 a-2e represent methods of forming structures according to an embodiment of the present invention.
[0005] FIG. 3 represents a system according to an embodiment of the present invention.
Detailed Description of the Present Invention
[0006] In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the methods may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the embodiments. It is to be understood that the various embodiments, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein, in connection with one embodiment, may be implemented within other embodiments without departing from the spirit and scope of the embodiments. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the embodiments. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the embodiments is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.
[0007] Methods and associated structures of forming and utilizing a microelectronic structure, such as a package structure, are described. Those methods may comprise Those methods may include attaching a die to a carrier material, wherein the carrier material comprises a top layer and a bottom layer separated by an etch stop layer; forming a dielectric material adjacent the die, forming a coreless substrate by building up layers on the dielectric material, and then removing the top layer carrier material and etch stop layer from the bottom layer carrier material. Methods of the embodiments enable the functionalizing of the carrier material to create functionalized carrier structures, such as an EMI shield, a stiffener, a heat spreader, an inductor and PoP land structures, for example.
[0008] FIGS. 1 a-1h illustrate embodiments of a method of forming a microelectronic structure, such as a package structure, for example. FIG. 1 a illustrates a carrier material 100, 100′. In one embodiment, the carrier material 100 may comprise a multi-layer copper foil that may serve as a carrier, such as a microelectronic die carrier. In other embodiments, the carrier material may comprise any suitable conductive carrier material 100. In an embodiment, the carrier material 100 may comprise two layers, a top layer 100 and a bottom layer 100′ as shown, but may comprise one layer or greater than two layers in other embodiments.
[0009] In an embodiment, the carrier material 100 may comprise two layers of a conductive material, such as but not limited to copper, for example, that may be separated by a thin etching barrier (stop) layer 102. In an embodiment, the etch stop layer 102 may comprise such materials as nickel, for example, but may comprise any such material that may serve to comprise an etch stop layer to facilitate the stopping of an etch between carrier layers. In an embodiment, the etch stop layer 102 may serve to aid in the formation of a cavity 104 (FIG. 1 b), especially during an etching process, for example. In an embodiment, a thickness 103 of the bottom carrier material layer 100′ may be dictated by the thickness and embedded depth of a die to be embedded into the carrier material 100′ in a subsequent assembly step.
[0010] The cavity 104 may be formed in one layer of the carrier material, such as by removing a portion of the bottom carrier material layer 100′. The cavity 104 may be formed utilizing any suitable removal process, such as an etching process, such as are known in the art. For example, a masking material may be laminated onto the bottom layer of the carrier material 100′ and the carrier material 100′ may be pattered to form the cavity 104, wherein a die may be subsequently placed therein. The etch stop layer 102 between the carrier material layers 100, 100′ may serve as an etch stop for the cavity 104 formation and may define a flat surface to place the die on to. The cavity 104 as formed may comprise a bottom portion 101 an angled portion 105, and a top portion 107, wherein the top portion comprises a portion of the etch stop layer 102.
[0011] In other embodiments, the cavity 104 may be formed, and the bottom portion of the carrier material 100 may remain substantially flat, as in FIG. 1 c. In an embodiment, a die, such as a microelectronic die 106, for example, may be attached within the cavity 104 (FIG. 1 c). In an embodiment, the die 106 may comprise a thin die 106, and may comprise a thickness of below about 150 microns. In an embodiment, the die 106 may be attached to the top portion 107 of the cavity 104. In an embodiment, the die 106 may comprise at least one sidewall 108, a back side 111 and an active side 112. In an embodiment, the back side 111 of the die 106 may be disposed directly on a portion of the etch stop layer 102 within the cavity 104. In some cases, an adhesive film (not shown) and/or an attach process may be used to attach the die 106 into the cavity 104 of the carrier material 100′. In an embodiment, the carrier material, such as copper, can be roughened to aid in the attachment of the die 106.
[0012] In an embodiment, the adhesive film can be used as a permanent part of a final package to protect the backside 111 of the die 106, to provide a surface for marking, and/or to manage any warpage that may occur within the die 106, for example. In an embodiment, the adhesive may comprise a back-side film (DBF) that may be applied to the back side 111 of the die 106 prior to placement. The DBF may be filled with metallic particles (e.g, copper or silver), for example, to enhance conductivity when subsequently connected to a heat spreader device, such as a micro-channel heat spreader, for example.
[0013] A dielectric material 110 may be formed on the carrier material 100′ and adjacent the die 106 that is in the cavity 104 of the carrier material 100′ (FIG. 1 d). In an embodiment, the dielectric material 110 may be formed by a laminating process, for example. The dielectric material 110 may be formed on the bottom portion 101 of the cavity 104, on the angled portion 105 of the cavity 104, and on a portion of the top portion 107 of the cavity 104 of the carrier material 100′ that surrounds the die 106. The dielectric material 110 may provide a level plane for a subsequent build-up process. In an embodiment, the carrier material 100′ may be roughened prior to lamination to aid with adhesion to the dielectric material 110.
[0014] In an embodiment, vias 113 may be formed in the dielectric material 110 in a die area landing of the die 106, wherein die pads, for example copper die pads, may be exposed on the active side 112 of the die 106 (FIG. 1 e). In an embodiment, a semi-additive process (SAP) may be used to form die pad interconnect structures 112 on die pads of the die 106 and a first metal layer 114 may be formed on the dielectric material 110 adjacent the die 106 (FIG. 1 f). Subsequent layers may then be formed using standard substrate SAP build-up processing, for example, wherein further dielectric layers 110′ and metallization layers 114′ may be formed upon each other to form a coreless substrate portion 116 of a coreless package structure 120 by utilizing the buildup process (FIG. 1 g). In an embodiment, the coreless package structure 120 may comprise a BBUL coreless package structure 120, and the die 106 may be fully embedded in the coreless package 120 where fully embedded refers as process where die 106 is directly attached to the layer 110′ without the cavity 104.
[0015] In an embodiment, when the build-up is complete, the top carrier material 100 and the etch stop layer 102 may be removed, exposing the bottom carrier material 100′ that is attached to the coreless package structure 120 (FIG. 1 h). The carrier material 100′ may be chemically treated to reduce future oxidation, in some cases. In an embodiment, the bottom carrier material 100′ may be patterned to form at least one functionalized carrier structure 100′. In an embodiment, the functionalized carrier structure 100′ may be disposed within a depth 122 of the coreless package structure 120. The functionalized carrier material 100′ may be formed to serve various functions. For example, the carrier material 100′ that is retained on/within the coreless package 120 may function as a stiffener 100′, in an embodiment. The coreless substrate portion 116 may be built up directly on the stiffener/functionalized carrier structure 100′, without any externally added macroscopic adhesive attachment, in some cases. In an embodiment, the coreless package substrate 120 may further comprise interconnect structures 125, such as ball gird array (BGA) balls, that may be attached to the package structure 120.
[0016] In an embodiment, by adjusting the right material properties, the presence of the carrier material 100′ (which may comprise a copper ring in some cases) around the die 106 can alleviate the warpage of the coreless package structure 120. In some prior art coreless BBUL package structures, very small form factor (˜12×12 mm) products may be employed. Larger form factor products will benefit by the addition of the stiffener 100′ to the BBUL package structure 120 without adding additional post-packaging cost, since attachment of a stiffener post-package manufacturing will add cost to the package. Thus, the stiffener of the embodiments herein enable the extension of this technology to more cost sensitive markets/architectures, like chipset, and low-z height mobile CPU's, for example. In other embodiments, the carrier material 100′ may be functionalized/formed to serve several additional functions, such as but not limited to the formation of a heat spreader, EMI (electro magnetic interference) shielding, etc. In an embodiment, a top surface 115 of the at least one functionalized carrier structure 100′ is coplanar with a top surface 113 of the coreless bumpless buildup package 120 and is coplanar with the backside 111 of the die 106.
[0017] In another embodiment, a semi-additive process may be used to form die pad interconnect structures 212 on die pads of a die 206 and a first metal layer 214 may be formed on a dielectric material 210 adjacent the die 206 (FIG. 2 a). Vias 215 may be formed outside the die area (in a non-die area) to connect to a bottom carrier layer 200′, wherein an etch stop layer 202 may be disposed on the bottom carrier layer 200′, and wherein a top carrier layer 200 may be disposed on the etch stop layer 202 (FIG. 2 a).
[0018] Subsequent layers may then be formed using standard substrate SAP build-up methods to form the remainder of the package 220, wherein further dielectric layers 210′ and metallization layers 214′ may be formed upon each other to form a coreless substrate portion 216 of a coreless package structure 220 by utilizing the buildup process (FIG. 2 b). In an embodiment, the coreless package structure 220 may comprise a BBUL coreless package structure 220. In an embodiment, the top layer of the carrier material 200 and etch stop layer 202 may be removed (FIG. 2 c). The bottom layer 200′ may then be patterned to form an inductor structure 201. In an embodiment, a dry film may be laminated on the bottom carrier material layer 200 and subtractive patterning may be done to form the inductor structure 201. Additional chemical treatment or overmolding of epoxy materials may be done to protect the inductor structures 201 from mechanical and environmental damage, in some cases.
[0019] FIG. 2 d depicts a top view of a spiral inductor structure 201 shown on either side of the die 206 with vias underneath start and finish point to connect them electrically into the package 220 (vias not shown). In another embodiment, after the top layer of the carrier material 200 and the etch stop layer 202 are removed, the carrier material bottom layer 200′ may be patterned to form PoP (Package on Package) land structures 203 adjacent the die 206 (FIG. 2 e). In an embodiment, a dry film may be laminated on the top layer of the carrier material 200′ and subtractive patterning may be performed to form the POP structures 203.
[0020] Additional processing may be done to form the desired surface finish on top of the PoP structures 203, in some cases. An advantage of the present embodiment is that a top surface 231 of the POP pads 203 are flush/coplanar with a top surface (backside) 230 of the die 206, which provides for improved Z-height and ability to attach another package to the coreless package structure 220.
[0021] FIG. 3 shows a computer system according to an embodiment of the invention. System 300 includes a processor 310, a memory device 320, a memory controller 330, a graphics controller 340, an input and output (I/O) controller 350, a display 352, a keyboard 354, a pointing device 356, and a peripheral device 358, all of which may be communicatively coupled to each other through a bus 360, in some embodiments. Processor 310 may be a general purpose processor or an application specific integrated circuit (ASIC). I/O controller 350 may include a communication module for wired or wireless communication. Memory device 320 may be a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, a flash memory device, or a combination of these memory devices. Thus, in some embodiments, memory device 320 in system 300 does not have to include a DRAM device.
[0022] One or more of the components shown in system 300 may be included in/and or may include one or more integrated circuit packages, such as the package structures including the functionalized carrier material of FIGS. 1 h, 2c and 2e for example. For example, processor 310, or memory device 320, or at least a portion of I/O controller 350, or a combination of these components may be included in an integrated circuit package that includes at least one embodiment of a structure, such as the various functionalized carrier material structures presented herein, described in the various embodiments.
[0023] These elements perform their conventional functions well known in the art. In particular, memory device 320 may be used in some cases to provide long-term storage for the executable instructions for a method for forming packaged structures in accordance with embodiments of the present invention, and in other embodiments may be used to store on a shorter term basis the executable instructions of a method for forming package structures in accordance with embodiments of the present invention during execution by processor 310. In addition, the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example. In one embodiment, memory device 320 may supply the processor 310 with the executable instructions for execution.
[0024] System 300 may include computers (e.g., desktops, laptops, hand-helds, servers, Web appliances, routers, etc.), wireless communication devices (e.g., cellular phones, cordless phones, pagers, personal digital assistants, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, camcorders, digital cameras, MP3 (Motion Picture Experts Group, Audio Layer 3) players, video games, watches, etc.), and the like.
[0025] Benefits of the embodiments enable a new packaging architecture that can meet design requirements for future mobile/handheld system on a chip (SoC) processors at roughly half the cost of current package architectures. Various embodiments enable the addition of warpage improvement stiffeners, EMI shielding, inductor structures, PoP land structures and heat spreader structures without added post-package manufacturing cost. The POP land structures of the various embodiments have the added benefit of being formed without the need for an interposer to account for the die thickness in the package.
[0026] Prior art process flows for coreless BBUL packages typically involve building of the substrate on a temporary core/carrier capped with copper foil, which is etched off after the package is separated from the core. The embodiments herein include methods to functionalize the carrier material/copper foil on the carrier for uses such as heat spreaders, warpage improvement, electromagnetic interference (EMI) shielding for RF components, creating pads for Package on Package (POP) applications etc. thus reducing cost and increasing throughput.
[0027] Although the foregoing description has specified certain steps and materials that may be used in the method of the present invention, those skilled in the art will appreciate that many modifications and substitutions may be made. Accordingly, it is intended that all such modifications, alterations, substitutions and additions be considered to fall within the spirit and scope of the invention as defined by the appended claims. In addition, it is appreciated that various microelectronic structures, such as package structures, are well known in the art. Therefore, the Figures provided herein illustrate only portions of an exemplary microelectronic device that pertains to the practice of the present invention. Thus the present invention is not limited to the structures described herein.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
What is claimed is:
1. A method comprising;
forming a cavity in a carrier material, wherein the carrier material comprises a top layer and a bottom layer separated by an etch stop layer;
attaching a die in the cavity;
forming a dielectric material adjacent the die and on the carrier material bottom layer;
forming a coreless substrate by building up layers on the dielectric material; and
removing the carrier material top layer and etch stop layer from the bottom layer of the carrier material.
2. The method of claim 1 further comprising wherein the bottom layer of the carrier material remains attached to the coreless substrate.
3. The method of claim 2 further comprising wherein the bottom layer of the carrier material comprises at least one of a heat spreader, an EMI shield structure, and a stiffener.
4. The method of claim 3 further comprising wherein the stiffener comprises a copper ring around the die.
5. The method of claim 1 further comprising removing the carrier material top layer and etch stop layer while they are disposed on the coreless substrate.
6. The method of claim 4 further comprising wherein the stiffener is attached to the substrate with no adhesive.
7. The method of claim 1 further comprising wherein the carrier material comprises copper.
8. The method of claim 1 further comprising wherein the coreless substrate comprises a portion of a coreless, bumpless, build up layer package.
9. A structure comprising:
a die embedded in a coreless substrate;
the coreless substrate including a dielectric material adjacent the die;
die pad interconnect structures disposed in a die pad area of the die; and
at least one functionalized carrier structure disposed within the coreless substrate, wherein a top surface of the at least one functionalized carrier structure is coplanar with a top surface of the coreless substrate and a back side of the microelectronic die.
10. The structure of claim 9 wherein the at least one functionalized structure comprises a copper material.
11. The structure of claim 9 wherein the coreless substrate comprises a portion of a coreless bumpless buildup package structure.
12. The structure of claim 9 wherein the at least one functionalized carrier structure comprises at least one of a stiffener, a heat spreader and an EMI shield.
13. The structure of claim 9 wherein the functionalized carrier structure is attached to the coreless package without an adhesive.
14. The structure of claim 13 wherein functionalized carrier structure comprises copper.
15. The structure of claim 11 wherein the die is fully embedded in the coreless substrate.
Patent Citations (78)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US5353498(A) | 1994-10-01 | Fillion et al. | Applicant |
| US5497033(A) | 1996-03-01 | Fillion et al. | Applicant |
| US5527741(A) | 1996-06-01 | Cole et al. | Applicant |
| US5841193(A) | 1998-11-01 | Eichelberger | Applicant |
| US6154366(A) | 2000-11-01 | Ma et al. | Applicant |
| US6159767(A) | 2000-12-01 | Eichelberger | Applicant |
| US6239482(B1) | 2001-05-01 | Fillion et al. | Applicant |
| US6242282(B1) | 2001-06-01 | Fillion et al. | Applicant |
| US6271469(B1) | 2001-08-01 | Ma et al. | Applicant |
| US6306680(B1) | 2001-10-01 | Fillion et al. | Applicant |
| US6396148(B1) | 2002-05-01 | Eichelberger et al. | Applicant |
| US6396153(B2) | 2002-05-01 | Fillion et al. | Applicant |
| US6423570(B1) | 2002-07-01 | Ma et al. | Applicant |
| US6426545(B1) | 2002-07-01 | Eichelberger et al. | Applicant |
| US6489185(B1) | 2002-12-01 | Towle et al. | Applicant |
| US6555906(B2) | 2003-04-01 | Towle et al. | Applicant |
| US6555908(B1) | 2003-04-01 | Eichelberger et al. | Applicant |
| US6580611(B1) | 2003-06-01 | Vandentop et al. | Applicant |
| US6586276(B2) | 2003-07-01 | Towle et al. | Applicant |
| US6586822(B1) | 2003-07-01 | Vu et al. | Applicant |
| US6586836(B1) | 2003-07-01 | Ma et al. | Applicant |
| US6617682(B1) | 2003-09-01 | Ma et al. | Applicant |
| US6703400(B2) | 2004-03-01 | Johnson et al. | Applicant |
| US6706553(B2) | 2004-03-01 | Towle et al. | Applicant |
| US6709898(B1) | 2004-03-01 | Ma et al. | Applicant |
| US6713859(B1) | 2004-03-01 | Ma | Applicant |
| US6734534(B1) | 2004-05-01 | Vu et al. | Applicant |
| US6794223(B2) | 2004-09-01 | Ma et al. | Applicant |
| US6818544(B2) | 2004-11-01 | Eichelberger et al. | Applicant |
| US6825063(B2) | 2004-11-01 | Vu et al. | Applicant |
| US6841413(B2) | 2005-01-01 | Liu et al. | Applicant |
| US6888240(B2) | 2005-05-01 | Towle et al. | Applicant |
| US6894399(B2) | 2005-05-01 | Vu et al. | Applicant |
| US6902950(B2) | 2005-06-01 | Ma et al. | Applicant |
| US6964889(B2) | 2005-11-01 | Ma et al. | Applicant |
| US7067356(B2) | 2006-06-01 | Towle et al. | Applicant |
| US7071024(B2) | 2006-07-01 | Towle et al. | Applicant |
| US7078788(B2) | 2006-07-01 | Vu et al. | Applicant |
| US7109055(B2) | 2006-09-01 | McDonald et al. | Applicant |
| US7112467(B2) | 2006-09-01 | Eichelberger et al. | Applicant |
| US7160755(B2) | 2007-01-01 | Lo et al. | Applicant |
| US7183658(B2) | 2007-02-01 | Towle et al. | Applicant |
| US7189596(B1) | 2007-03-01 | Mu et al. | Applicant |
| US7416918(B2) | 2008-08-01 | Ma | Applicant |
| US7420273(B2) | 2008-09-01 | Liu et al. | Applicant |
| US7425464(B2) | 2008-09-01 | Fay et al. | Applicant |
| US7442581(B2) | 2008-10-01 | Lytle et al. | Applicant |
| US7476563(B2) | 2009-01-01 | Mangrum et al. | Applicant |
| US7588951(B2) | 2009-09-01 | Mangrum et al. | Applicant |
| US7595226(B2) | 2009-09-01 | Lytle et al. | Applicant |
| US7619901(B2) | 2009-11-01 | Eichelberger et al. | Applicant |
| US7632715(B2) | 2009-12-01 | Hess et al. | Applicant |
| US7648858(B2) | 2010-01-01 | Tang et al. | Applicant |
| US7651889(B2) | 2010-01-01 | Tang et al. | Applicant |
| US7655502(B2) | 2010-02-01 | Mangrum et al. | Applicant |
| US7659143(B2) | 2010-02-01 | Tang et al. | Applicant |
| US7723164(B2) | 2010-05-01 | Lu et al. | Applicant |
| US2007/0074900(A1) | 2007-04-01 | Lee et al. | Applicant |
| US2007/0246744(A1) | 2007-10-01 | Chen et al. | Applicant |
| US2007/0284704(A1) | 2007-12-01 | Leal et al. | Applicant |
| US2008/0006936(A1) | 2008-01-01 | Hsu | Examiner |
| US2008/0054448(A1) | 2008-03-01 | Lu et al. | Applicant |
| US2008/0192776(A1) | 2008-08-01 | Fleming et al. | Applicant |
| US2008/0315377(A1) | 2008-12-01 | Eichelberger et al. | Applicant |
| US2008/0315391(A1) | 2008-12-01 | Kohl et al. | Applicant |
| US2009/0007282(A1) | 2009-01-01 | Tomizuka et al. | Applicant |
| US2009/0072382(A1) | 2009-03-01 | Guzek | Applicant |
| US2009/0079063(A1) | 2009-03-01 | Chrysler et al. | Applicant |
| US2009/0079064(A1) | 2009-03-01 | Tang et al. | Applicant |
| US2009/0212416(A1) | 2009-08-01 | Skeete | Applicant |
| US2009/0236750(A1) | 2009-09-01 | Chia | Examiner |
| US2009/0246909(A1) | 2009-10-01 | Takeuchi et al. | Applicant |
| US2009/0294942(A1) | 2009-12-01 | Palmer et al. | Applicant |
| US2010/0044855(A1) | 2010-02-01 | Eichelberger et al. | Applicant |
| US2010/0047970(A1) | 2010-02-01 | Eichelberger et al. | Applicant |
| US2011/0241186(A1) | 2011-10-01 | Nalla et al. | Examiner |
| WO2011/130717(A2) | 2011-10-01 | Applicant | |
| WO2011/130717(A3) | 2012-03-01 | Applicant |
Non-Patent Literature (21)
- Skeete et al.; “Integrated Circuit Packages Including High Density Bump-Less Build Up Layers and a Lesser Density Core or Coreless Substrate”, U.S. Appl. No. 11/860,922, filed Sep. 25, 2007, 19 pages.Applicant
- Nalla et al.; “Microelectronic Package and Method of Manufacturing Same”, U.S. Appl. No. 12/590,350, filed Nov. 6, 2009.Applicant
- Guzek; “Recessed and Embedded Die Coreless Package”, U.S. Appl. No. 12/655,321, filed Dec. 29, 2009, 26 pages.Applicant
- Guzek et al.; “Semiconductor Package With Embedded Die and Its Methods of Fabrication”, U.S. Appl. No. 12/655,335, filed Dec. 29, 2009, 36 pages.Applicant
- Guzek et al.; “Die Stacking Using Through-Silicon Vias on a Bumpless Build-Up Layer Package”, Unfiled US Patent Application.Applicant
- Guzek; “Mold Compounds in Improved Embedded-Die Coreless Substrates, and Processes of Forming Same”, U.S. Appl. No. 12/821,847, filed Jun. 23, 2010, 36 pages.Applicant
- Nalla et al.; “Microelectronic Package and Method of Manufacturing Same”, U.S. Appl. No. 12/825,729, filed Sep. 29, 2009, 26 pages.Applicant
- Nalla et al.; “Forming In-Situ Micro-Feature Structures With Coreless Packages”, U.S. Appl. No. 12/755,183, filed Apr. 06, 2010, 21 pages.Applicant
- Nalla et al.; “Forming Metal Filled Die Back-Side Film for Electromagnetic Interference Shielding With Coreless Packages ”, U.S. Appl. No. 12/755,201, filed Apr. 6, 2010, 23 pages.Applicant
- Guzek et al.; “System-In-Package Using Embedded-Die Coreless Substrates, and Processes of Forming Same”, U.S. Appl. No. 12/725,925, filed Mar. 17, 2010, 34 pages.Applicant
- Guzek et al.; “A Method for Improving the Reliability of an Embedded Die Coreless Package”, unfiled US Patent Application.Applicant
- Sankman et al.; “Embedded Semiconductive Chips in Reconstituted Wafers, and Systems Containing Same”, U.S. Appl. No. 12/753,637, filed Apr. 2, 2010, 34 pages.Applicant
- Nalla et al.; “Inverted Package With Bumpless Build-Up Layer (BBUL) Technology for Low Power Applications”, unfiled US Patent Application.Applicant
- Swaminathan et al.; “Magnetic Microelectronic Device Attachment”, U.S. Appl. No. 12/778,335, filed May 12, 2010, 43 pages.Applicant
- Nalla et al.; “Method for Making Laminated Core Products With Bumpless Build-Up Layer (BBUL) Technology”, unfiled US Patent Application.Applicant
- Malatkar; “Bumpless Build-Up Layer Package Design With an Interposer”, U.S. Appl. No. 12/827,323, filed Jun. 30, 2010, 28 pages.Applicant
- Crawford et al.; “Misalignment Correction for Embedded Microelectronic Die Applications”, U.S. Appl. No. 12/830,875, filed Jul. 6, 2010, 41 pages.Applicant
- Ma et al.; “Direct Build-Up Layer on an Encapsulated Die Package”, U.S. Appl. No. 09/640,961, filed Aug. 16, 2000, 70 pages.Applicant
- Nalla et al.; “Dual Sided Fully Embedded Package Using Bumpless Build-Up Layer (BBUL) Technology”, unfiled US Patent Application.Applicant
- International Search Report and Written opinion received for PCT Patent Application No. PCT/US2011/032794, mailed on Dec. 21, 2011, 9 pages.Applicant
- International Preliminary Report on Patentability and Written Opinion for PCT/US2011/032794, Mailed on Oct. 26, 2012, 7 pages.Applicant