Semiconductor memory device, method of adjusting the same and information processing system including the same

[0001] 1. Field of the Invention

[0002] The present invention relates to a semiconductor memory device, method of the adjusting the semiconductor device and an information processing system including the semiconductor device. More particularly, the present invention relates to a semiconductor memory device that includes plural core chips and an interface chip to control the cores, method of the adjusting the semiconductor device and an information processing system including the same.

[0003] 2. Description of the Related Art

[0004] A memory capacity that is required in a semiconductor memory device such as a dynamic random access memory (DRAM) has increased every year. In recent years, a memory device that is called a multi-chip package where plural memory chips are laminated is suggested to satisfy the required memory capacity. However, since the memory chip used in the multi-chip package is a usual memory chip capable of operating even though the memory chip is a single chip, a called front end unit that performs a function of an interface with an external device (for example, memory controller) is included in each memory chip. For this reason, an area for a memory core in each memory chip is restricted to an area obtained by subtracting the area for the front end unit from a total chip area, and it is difficult to greatly increase a memory capacity for each chip (for each memory chip).

[0005] In addition, a circuit that constitutes the front end unit is manufactured at the same time as a back end unit including a memory core, regardless of the circuit being a circuit of a logic system. Therefore there has been a further problem that it is difficult to speed up the front end unit.

[0006] As a method to resolve the above problem, a method that integrates the front end unit and the back end unit in individual chips and laminates these chips, thereby constituting one semiconductor memory device, is suggested (for example, Japanese Patent Application Laid-Open (JP-A) No. 2004-327474). According to this method, with respect to plural core chips each of which is integrated with the back end unit without the front end unit, it becomes possible to increase a memory capacity for each chip (for each core chip) because an area assignable for the memory core increases. Meanwhile, with respect to an interface chip that is integrated with the front end unit and is common unit for the plural core chips, it becomes possible to form its circuit with a high-speed transistor because the interface chip can be manufactured using a process different from that of the memory core. In addition, since the plural core chips can be allocated to one interface chip, it becomes possible to provide a semiconductor memory device that has a large memory capacity and a high operation speed as a whole.

[0007] However, since there occurs a deviation in operation speed among the core chips due to the manufacturing process conditions, the period of time from the receipt of a read command to the outputting of read data varies among the core chips. As a result, the latch margin of the read data for the interface chip becomes smaller, and in some cases, read data cannot be accurately latched.

[0008] To solve this problem, Japanese Patent Application Laid-Open (JP-A) No. 2004-185608 shows a device including a memory and a LSI connected to the memory, while this device is not a semiconductor device in which a front-end unit and a back-end unit are separated from each other.

[0009] This device adjusts a timing of latching data output from the memory in LSI side.

[0010] In a semiconductor device that has a front-end unit and a back-end unit separated from each other, however, the core chips constituting the back-end unit are allotted to the single interface chip forming the front-end unit. Therefore, if the technique disclosed in Japanese Patent Application Laid-Open No. 2004-185608 is applied to this type of semiconductor device, the same number of latch timing control circuits as the number of core chips are required in the interface chip. In other words, latch timing control circuits corresponding to the respective core chips are required in the interface chip. This is because the core chips are independent of one another, and deviations due to the manufacturing process conditions exist among the core chips. Even if the respective core chips have the same functions and are manufactured with the use of the same manufacturing mask, the core chips have different properties from one another due to the respective specific manufacturing process conditions (for example, the delay speed per unit circuit). As a result, the core chips operate at different speeds from one another. Furthermore, the number of core chips to be allotted to an interface chip is not necessarily determined during the manufacture of the interface chip. Therefore, according to the technique disclosed in Japanese Patent Application Laid-Open No. 2004-185608, it is necessary to prepare the same number of latch timing control circuits as the maximum number of core chips that can be allotted to an interface chip, resulting in a large amount of wastes in some chip structure.

[0011] In one embodiment, there is provided a semiconductor device comprising: a plurality of core chips each including an output terminal; and an interface chip that includes an input terminal electrically connected to the output terminals in common, and a data input circuit that receives a plurality of read data supplied from the output terminals via the input terminal, the interface chip issuing at least a read command to the core chips, wherein each of the core chips includes a data output circuit that outputs the read data to the output terminal in response to the read command, and an output timing adjustment circuit that adjusts an output period from a first time to a second time, the output period being a period of time from reception of the read command to outputting of the read data from the data output circuit to the output terminal, the second time of each core chips being substantially same as each other.

[0012] In one embodiment, there is provided a method for adjusting a semiconductor device comprising: providing the semiconductor device that includes a plurality of core chips each including an output terminals, and an interface chip that includes an input terminal electrically connected to the output terminals in common, detecting an operation speed difference between a first operation speed of each of the core chips and a second operation speed of the interface chip; and matching an output timing in each of the core chips from reception of a read command issued from the interface chip to each of the core chips to outputting of read data to the interface chip based on respective operation speed difference.

[0013] In another embodiment, there is provided a data processing system that includes the semiconductor device described above; and a controller that is connected to the semiconductor device. The controller issues a command related to the read command to the interface chip. The interface chip issues the read command to the core chips, upon receipt of the command from the controller. One of the core chips outputs the read data corresponding to the read command to the interface chip, upon receipt of the read command. The interface chip outputs the read data to the controller, upon receipt of the read data from one of the core chips.

[0014] The “uniform” timings in the present invention do not necessarily require complete synchronism, and also involve situations where the time differences cannot be shortened any more due to the circuit structure. Since the timing to output read data is adjusted by an output timing adjustment circuit in the present invention, the timing to output read data cannot be fine-adjusted with higher precision than the adjustment pitch of the output timing adjustment circuit. In other words, it is not possible to make smaller time adjustments than the minimum delay time or the minimum shortened time that is the minimum resolution capability in time adjustments. Therefore, the situation where the time differences are minimized by the output timing adjustment circuit is the situation where the timings are “uniform” in the present invention.

[0015] According to the present invention, an output timing adjustment circuit is provided in each of the core chips. With the output timing adjustment circuits, the periods of time required by the respective core chips to receive a read command and output read data are made uniform among the core chips. Accordingly, a sufficient latch margin for the sets of read data that are output from the respective core chips can be secured on the interface chip side (a common latch margin is secured). Furthermore, each of the core chips adjusts the timing to output the corresponding read data on the core chip side, and accordingly, there is no need to provide the same number of latch timing control circuits as the number of core chips on the interface chip side. This is particularly effective in a structure in which the output signals (the output circuits) of the respective core chips are connected to one input circuit of the interface chip.

[0034] The following is a typical example of the technical concept of the present invention to solve the above mentioned problems. However, the contents claimed in this application are not limited to this technical concept, and are of course disclosed in the claims of this application. More specifically, according to the present invention, the operation speed of each core chip is measured, with the operation speed of the interface chip being the reference speed. Based on the results, the timing to output read data is adjusted on each core chip side. The interface chip then issues a read command to each core chip, and the periods of time required by the respective core chips to receive the read command and output the corresponding read data are made uniform among the core chips. Also, the timings for the interface chip to capture the sets of read data that are output from the respective core chips can be synchronized with a common timing. As a result, with the reference period of time which is the period of time required by the interface chip to issue the read command and capture the corresponding read data and is influenced by the process conditions for the interface chip, the deviation in operation speed among the core chips due to the respective various process conditions can be cancelled. Accordingly, this technical concept is effective in a particular structure in which the output signals (the output circuits) of the respective core chips are connected to one input circuit of the interface chip. In a first example of this particular structure, the core chips each have the same function, and are manufactured with the use of the same manufacturing mask. In a second example, the core chips each have a memory function, but also have different functions from one another (a first core chip is a DRAM, a second chip is a SRAM, a third chip is a nonvolatile memory, and a fourth chip is a DSP). The core chips are manufactured with the use of different manufacturing masks from one another.

[0035] The following technical concept is also disclosed. With the operation speed of the interface chip being the reference speed, the operation speed of each of the core chips is measured and is advantageously adjusted. This is because the interface chip is manufactured under different manufacturing conditions from the core chips, and the interface chip has the function of a front end while the core chips have the function of a back end. More specifically, the interface chip communicates with the outside, and transmits a specific command as a result of the communication to the core chips of the back end.

[0036] The interface chip then receives data from the back end in relation to the specific command. In other words, the interface chip is the transmitter (the first driver) of a trigger signal of a command (such as a read command) for the core chips, and is the recipient (the first receiver) of the data related to the trigger signal. On the other hand, each of the core chips includes a second receiver that receives the trigger signal output from the first driver of the interface chip, and a second driver that outputs the data related to the trigger signal. Accordingly, the first predetermined period of time (the first latency) required between the first driver circuit and the first receiver circuit in the interface chip and the second predetermined period of time (the second latency) required between the second receiver circuit and the second driver circuit in each core chip are in a so-called lacing relationship, and it is essential that the first latency matches the second latencies. In each of the chips, the first and second latencies are made uniform. Since the interface chip is manufactured under different manufacturing conditions from those for the core chips, and the core chips are manufactured under different manufacturing conditions from one another, the first latency is put into lacing relationships with the respective second latencies. The most effective way to solve this is to measure the differences in time between the second latencies of the respective core chips and the first latency designed under the manufacturing conditions for the interface chip functioning as the front end. This is because the interface chip is the transmitter of the trigger signal.

[0037] Further, the following technical concept is also disclosed. After an interface chip and core chips are assembled as a semiconductor device, the operation speed of each of the core chips is measured and is advantageously adjusted, with the operation speed of the interface chip being the reference speed. This is because the physical distances among the interface chip and the core chips vary. Particularly, in a semiconductor device that is formed with core chips and one interface chip, the potentials of the respective power-supply lines from a power-supply terminal outside the semiconductor device to the core chips and the interface chip in the semiconductor device might vary among the chips due to parasitic resistance or the like in the semiconductor device. In this case, the above mentioned first latency differs from the second latencies. For example, the core chips and the interface chip are stacked on one another to form a semiconductor device, and there might be differences among the power-supply potentials in the internal chip farthest from the power-supply terminal as an external terminal of the semiconductor device and in the chip closest to the power-supply terminal. Furthermore, in a case where power is supplied from the interface chip to each core chip, there might be differences in power-supply potential between the core chip farthest from the interface chip and the core chip closest to the interface chip.

[0038] Preferred embodiments of the present invention will be explained below in detail with reference to the accompanying drawings.

[0039] FIG. 1 is a schematic cross-sectional view provided to explain the structure of a semiconductor memory device 10 according to the preferred embodiment of the present invention.

[0040] As shown in FIG. 1, the semiconductor memory device 10 according to this embodiment has the structure where 8 core chips CC0 to CC7 that have the same function and structure and are manufactured using the same manufacture mask, an interface chip IF that is manufactured using a manufacture mask different from that of the core chips and an interposer IP are laminated. The core chips CC0 to CC7 and the interface chip IF are semiconductor chips using a silicon substrate and are electrically connected to adjacent chips in a vertical direction through plural Through Silicon Vias (TSV) penetrating the silicon substrate. Meanwhile, the interposer IP is a circuit board that is made of a resin, and plural external terminals (solder balls) SB are formed in a back surface IPb of the interposer IP.

[0041] Each of the core chips CC0 to CC7 is a semiconductor chip which consists of circuit blocks other than a so-called front end unit (front end function) performing a function of an interface with an external device through an external terminal among circuit blocks included in a 1 Gb DDR3 (Double Data Rate 3)-type SDRAM (Synchronous Dynamic Random Access Memory). The SDRAM is a well-known and common memory chip that includes the front end unit and a so-called back end unit having a plural memory cells and accessing to the memory cells. The SDRAM operates even as a single chip and is capable to communicate directly with a memory controller. That is, each of the core chips CC0 to CC7 is a semiconductor chip where only the circuit blocks belonging to the back end unit are integrated in principle. As the circuit blocks that are included in the front end unit, a parallel-serial converting circuit (data latch circuit) that performs parallel/serial conversion on input/output data between a memory cell array and a data input/output terminal and a DLL (Delay Locked Loop) circuit that controls input/output timing of data are exemplified, which will be described in detail below. The interface chip IF is a semiconductor chip in which only the front end unit is integrated. Accordingly, an operation frequency of the interface chip is higher than an operation frequency of the core chip. Since the circuits that belong to the front end unit are not included in the core chips CC0 to CC7, the core chips CC0 to CC7 cannot be operated as the single chips, except for when the core chips are operated in a wafer state for a test operation in the course of manufacturing the core chips. The interface chip IF is needed to operate the core chips CC0 to CC7. Accordingly, the memory integration of the core chips is denser than the memory integration of a general single chip. In the semiconductor memory device 10 according to this embodiment, the interface chip has a front end function for communicating with the external device at a first operation frequency, and the plural core chips have a back end function for communicating with only the interface chip at a second operation frequency lower than the first operation frequency. Accordingly, each of the plural core chips includes a memory cell array that stores plural information, and a bit number of plural read data for each I/O (DQ) that are supplied from the plural core chips to the interface chip in parallel is plural and associated with a one-time read command provided from the interface chip to the core chips. In this case, the plural bit number corresponds to a prefetch data number to be well-known.

[0042] The interface chip IF functions as a common front end unit for the eight core chips CC0 to CC7. Accordingly, all external accesses are performed through the interface chip IF and inputs/outputs of data are also performed through the interface chip IF. In this embodiment, the interface chip IF is disposed between the interposer IP and the core chips CC0 to CC7. However, the position of the interface chip IF is not restricted in particular, and the interface chip IF may be disposed on the core chips CC0 to CC7 and may be disposed on the back surface IPb of the interposer IP. When the interface chip IF is disposed on the core chips CC0 to CC7 in a face-down manner or is disposed on the back surface IPb of the interposer IP in a face-up manner, the TSV does not need to be provided in the interface chip IF. The interface chip IF may be disposed to be interposed between the two interposers IP.

[0043] The interposer IP functions as a rewiring substrate to increase an electrode pitch and secures mechanical strength of the semiconductor memory device 10. That is, an electrode 91 that is formed on a top surface IPa of the interposer IP is drawn to the back surface IPb via a through-hole electrode 92 and the pitch of the external terminals SB is enlarged by the rewiring layer 93 provided on the back surface IPb. In FIG. 1, only the two external terminals SB are shown. In actuality, however, three or more external terminals are provided. The layout of the external terminals SB is the same as that of the DDR3-type SDRAM that is determined by the regulation. Accordingly, the semiconductor memory device can be treated as one DDR3-type SDRAM from the external controller.

[0044] As shown in FIG. 1, a top surface of the uppermost core chip CC0 is covered by an NCF (Non-Conductive Film) 94 and a read frame 95. Gaps between the core chips CC0 to CC7 and the interface chip IF are filled with an underfill 96 and surrounding portions of the gaps are covered by a sealing resin 97. Thereby, the individual chips are physically protected.

[0045] When most of the TSVs provided in the core chips CC0 to CC7 are two-dimensionally viewed from a lamination direction, that is, viewed from an arrow A shown in FIG. 1, the TSVs are short-circuited from the TSVs of other layers provided at the same position. That is, as shown in FIG. 2A, the vertically disposed TSV1s that are provided at the same position in plain view are short-circuited, and one wiring line is configured by the TSV1. The TSV1 that are provided in the core chips CC0 to CC7 are connected to internal circuits 4 in the core chips, respectively. Accordingly, input signals (command signal, address signal, etc.) that are supplied from the interface chip IF to the TSV1s shown in FIG. 2A are commonly input to the internal circuits 4 of the core chips CC0 to CC7. Output signals (data etc.) that are supplied from the core chips CC0 to CC7 to the TSV1 are wired-ORed and input to the interface chip IF.

[0046] Meanwhile, as shown in FIG. 2B, the a part of TSVs are not directly connected to the TSV2 of other layers provided at the same position in plain view but are connected to the TSV2 of other layers through the internal circuits 5 provided in the core chips CC0 to CC7. That is, the internal circuits 5 that are provided in the core chips CC0 to CC7 are cascade-connected through the TSV2. This kind of TSV2 is used to sequentially transmit predetermined information to the internal circuits 5 provided in the core chips CC0 to CC7. As this information, layer address information to be described below is exemplified.

[0047] Another TSV group is short-circuited from the TSVs of other layer provided at the different position in plain view, as shown in FIG. 2C. With respect to this kind of TSV group 3, internal circuits 6 of the core chips CC0 to CC7 are connected to the TSV3a provided at the predetermined position P in plain view. Thereby, information can be selectively input to the internal circuits 6 provided in the core chips. As this information, defective chip information to be described below is exemplified.

[0048] As such, as types of the TSVs provided in the core chips CC0 to CC7, three types (TSV1 to TSV3) shown in FIGS. 2A to 2C exist. As described above, most of the TSVs are of a type shown in FIG. 2A, and an address signal, a command signal, and a clock signal are supplied from the interface chip IF to the core chips CC0 to CC7, through the TSV1 of the type shown in FIG. 2A. Read data and write data are input to and output from the interface chip IF through the TSV1 of the type shown in FIG. 2A. Meanwhile, the TSV2 and TSV3 of the types shown in FIGS. 2B and 2C are used to provide individual information to the core chips CC0 to CC7 having the same structure.

[0049] FIG. 3 is a cross-sectional view illustrating the structure of the TSV1 of the type shown in FIG. 2A.

[0050] As shown in FIG. 3, the TSV1 is provided to penetrate a silicon substrate 80 and an interlayer insulating film 81 provided on a surface of the silicon substrate 80. Around the TSV1, an insulating ring 82 is provided. Thereby, the TSV1 and a transistor region are insulated from each other. In an example shown in FIG. 3, the insulating ring 82 is provided double. Thereby, capacitance between the TSV1 and the silicon substrate 80 is reduced.

[0051] An end 83 of the TSV1 at the back surface of the silicon substrate 80 is covered by a back surface bump 84. The back surface bump 84 is an electrode that contacts a surface bump 85 provided in a core chip of a lower layer. The surface bump 85 is connected to an end 86 of the TSV1, through plural pads P0 to P3 provided in wiring layers LO to L3 and plural through-hole electrodes TH1 to TH3 connecting the pads to each other. Thereby, the surface bump 85 and the back surface bump 84 that are provided at the same position in plain view are short-circuited. Connection with internal circuits (not shown in the drawings) is performed through internal wiring lines (not shown in the drawings) drawn from the pads P0 to P3 provided in the wiring layers L0 to L3.

[0052] FIG. 4 is a block diagram illustrating the circuit configuration of the semiconductor memory device 10.

[0053] As shown in FIG. 4, the external terminals that are provided in the interposer IP include clock terminals 11a and 11b, an clock enable terminal 11c, command terminals 12a to 12e, an address terminal 13, a data input/output terminal 14, data strobe terminals 15a and 15b, a calibration terminal 16, and power supply terminals 17a and 17b. All of the external terminals are connected to the interface chip IF and are not directly connected to the core chips CC0 to CC7, except for the power supply terminals 17a and 17b.

[0054] First, a connection relationship between the external terminals and the interface chip IF performing the front end function and the circuit configuration of the interface chip IF will be described.

[0055] The clock terminals 11a and 11b are supplied with external clock signals CK and /CK, respectively, and the clock enable terminal 11c is supplied with a clock enable signal CKE. The external clock signals CK and /CK and the clock enable signal CKE are supplied to a clock generating circuit 21 provided in the interface chip IF. A signal where “/” is added to a head of a signal name in this specification indicates an inversion signal of a corresponding signal or a low-active signal. Accordingly, the external clock signals CK and /CK are complementary signals. The clock generating circuit 21 generates an internal clock signal ICLK, and the generated internal clock signal ICLK is supplied to various circuit blocks in the interface chip IF and is commonly supplied to the core chips CC0 to CC7 through the TSVs.

[0056] A DLL circuit 22 is included in the interface chip IF and an input/output clock signal LCLK is generated by the DLL circuit 22. The input/output clock signal LCLK is supplied to an input/output buffer circuit 23 included in the interface chip IF. A DLL function is used to control the front end unit by using the signal LCLK synchronized with a signal of the external device, when the semiconductor memory device 10 communicates with the external device. Accordingly, DLL function is not needed for the core chips CC0 to CC7 as the back end.

[0057] The command terminals 12a to 12e are supplied with a row-address strobe signal /RAS, a column address strobe signal /CAS, a write enable signal /WE, a chip select signal /CS, and an on-die termination signal ODT. These command signals are supplied to a command input buffer 31 that is provided in the interface chip IF. The command signals supplied to the command input buffer 31 are further supplied to a command decoder 32. The command decoder 32 is a circuit that holds, decodes, and counts the command signals in synchronization with the internal clock ICLK and generates various internal commands ICMD. The generated internal command ICMD is supplied to the various circuit blocks in the interface chip IF and is commonly supplied to the core chips CC0 to CC7 through the TSVs.

[0058] The address terminal 13 is a terminal to which address signals A0 to A15 and BA0 to BA2 are supplied, and the supplied address signals A0 to A15 and BA0 to BA2 are supplied to an address input buffer 41 provided in the interface chip IF. An output of the address input buffer 41 is commonly supplied to the core chips CC0 to CC7 through the TSVs. The address signals A0 to A15 are supplied to a mode register 42 provided in the interface chip IF, when the semiconductor memory device 10 enters a mode register set. The address signals BA0 to BA2 (bank addresses) are decoded by an address decoder (not shown in the drawings) provided in the interface chip IF, and a bank selection signal B that is obtained by the decoding is supplied to a data latch circuit 25. This is because bank selection of the write data is performed in the interface chip IF.

[0059] The data input/output terminal 14 is used to input/output read data or write data DQ0 to DQ15. The data strobe terminals 15a and 15b are terminals that are used to input/output strobe signals DQS and /DQS. The data input/output terminal 14 and the data strobe terminals 15a and 15b are connected to the input/output buffer circuit 23 provided in the interface chip IF. The input/output buffer circuit 23 includes an input buffer IB and an output buffer OB, and inputs/outputs the read data or the write data DQ0 to DQ15 and the strobe signals DQS and /DQS in synchronization with the input/output clock signal LCLK supplied from the DLL circuit 22. If an internal on-die termination signal IODT is supplied from the command decoder 32, the input/output buffer circuit 23 causes the output buffer OB to function as a termination resistor. An impedance code DRZQ is supplied from the calibration circuit 24 to the input/output buffer circuit 23. Thereby, impedance of the output buffer OB is designated. The input/output buffer circuit 23 includes a well-known FIFO circuit.

[0060] The calibration circuit 24 includes a replica buffer RB that has the same circuit configuration as the output buffer OB. If the calibration signal ZQ is supplied from the command decoder 32, the calibration circuit 24 refers to a resistance value of an external resistor (not shown in the drawings) connected to the calibration terminal 16 and performs a calibration operation. The calibration operation is an operation for matching the impedance of the replica buffer RB with the resistance value of the external resistor, and the obtained impedance code DRZQ is supplied to the input/output buffer circuit 23. Thereby, the impedance of the output buffer OB is adjusted to a desired value.

[0061] The input/output buffer circuit 23 is connected to a data latch circuit 25. The data latch circuit 25 includes a FIFO circuit (not shown in the drawings) that realizes a FIFO function which operates by latency control realizing the well-known DDR function and a multiplexer MUX (not shown in the drawings). The input/output buffer circuit 23 converts parallel read data, which is supplied from the core chips CC0 to CC7, into serial read data, and converts serial write data, which is supplied from the input/output buffer, into parallel write data. Accordingly, the data latch circuit 25 and the input/output buffer circuit 23 are connected in serial and the data latch circuit 25 and the core chips CC0 to CC7 are connected in parallel. In this embodiment, each of the core chips CC0 to CC7 is the back end unit of the DDR3-type SDRAM and a pre-fetch number is 8 bits. The data latch circuit 25 and each bank of the core chips CC0 to CC7 are connected respectively, and the number of banks that are included in each of the core chips CC0 to CC7 is 8. Accordingly, connection of the data latch circuit 25 and the core chips CC0 to CC7 becomes 64 bits (8 bits×8 banks) for each DQ.

[0062] Parallel data, not converted into serial data, is basically transferred between the data latch circuit 25 and the core chips CC0 to CC7. That is, in a common SDRAM (in the SDRAM, a front end unit and a back end unit are constructed in one chip), between the outside of the chip and the SDRAM, data is input/output in serial (that is, the number of data input/output terminals is one for each DQ). However, in the core chips CC0 to CC7, an input/output of data between the interface chip IF and the core chips is performed in parallel. This point is the important difference between the common SDRAM and the core chips CC0 to CC7. However, all of the pre-fetched parallel data do not need to be input/output using the different TSVs, and partial parallel/serial conversion may be performed in the core chips CC0 to CC7 and the number of TSVs that are needed for each DQ may be reduced. For example, all of data of 64 bits for each DQ do not need to be input/output using the different TSVs, and 2-bit parallel/serial conversion may be performed in the core chips CC0 to CC7 and the number of TSVs that are needed for each DQ may be reduced to ½ (32).

[0063] To the data latch circuit 25, a function for enabling a test in an interface chip unit is added. The interface chip does not have the back end unit. For this reason, the interface chip cannot be operated as a single chip in principle. However, if the interface chip never operates as the single chip, an operation test of the interface chip in a wafer state may not be performed. This means that the semiconductor memory device 10 cannot be tested in case an assembly process of the interface chip and the plural core chips is not executed, and the interface chip is tested by testing the semiconductor memory device 10. In this case, when a defect that cannot be recovered exists in the interface chip, the entire semiconductor memory device 10 is not available. In consideration of this point, in this embodiment, a portion of a pseudo back end unit for a test is provided in the data latch circuit 25, and a simple memory function is enabled at the time of a test.

[0064] The power supply terminals 17a and 17b are terminals to which power supply potentials VDD and VSS are supplied, respectively. The power supply terminals 17a and 17b are connected to a power-on detecting circuit 43 provided in the interface chip IF and are also connected to the core chips CC0 to CC7 through the TSVs. The power-on detecting circuit 43 detects the supply of power. On detecting the supply of power, the power-on detecting circuit 43 activates a layer address control circuit 45 on the interface chip IF.

[0065] The layer address control circuit 45 changes a layer address due to the I/O configuration of the semiconductor device 10 according to the present embodiment. As described above, the semiconductor memory device 10 includes 16 data input/output terminals 14. Thereby, a maximum I/O number can be set to 16 bits (DQ0 to DQ15). However, the I/O number is not fixed to 16 bits and may be set to 8 bits (DQ0 to DQ7) or 4 bits (DQ0 to DQ3). The address allocation is changed according to the I/O number and the layer address is also changed. The layer address control circuit 45 changes the address allocation according to the I/O number and is commonly connected to the core chips CC0 to CC7 through the TSVs.

[0066] The interface chip IF is also provided with a layer address setting circuit 44. The layer address setting circuit 44 is connected to the core chips CC0 to CC7 through the TSVs. The layer address setting circuit 44 is cascade-connected to the layer address generating circuit 46 of the core chips CC0 to CC7 using the TSV2 of the type shown in FIG. 2B, and reads out the layer addresses set to the core chips CC0 to CC7 at testing.

[0067] The interface chip IF is also provided, with a defective chip information holding circuit 33. When a defective core chip that does not normally operates is discovered after an assembly, the defective chip information holding circuit 33 holds its chip number. The defective chip information holding circuit 33 is connected to the core chips CC0 to CC7 through the TSVs. The defective chip information holding circuit is connected to the core chips CC0 to CC7 while being shifted, using the TSV3 of the type shown in FIG. 2C.

[0068] A process monitor circuit 100 is further provided in the interface chip IF. The process monitor circuit 100 measures the operation speeds of replica circuits 300 provided in the core chips CC0 through CC7, to detect an operation speed difference caused by process conditions between the interface chip IF and each of the core chips CC0 through CC7. The results of the detection are stored into a timing data storage circuit 200 provided in the interface chip IF, and is transferred to an output timing adjustment circuit 400 provided in each of the core chips CC0 through CC7 at the timing of power-on. The process monitor circuit 100 and the likes will be described later in detail. The timing data storage circuit 200 may be provided in each of the core chips CC0 through CC7.

[0069] The above description is the outline of the connection relationship between the external terminals and the interface chip IF and the circuit configuration of the interface chip IF. Next, the circuit configuration of the core chips CC0 to CC7 will be described.

[0070] As shown in FIG. 4, memory cell arrays 50 that are included in the core chips CC0 to CC7 performing the back end function are divided into eight banks. A bank is a unit that can individually receive a command. That is, the individual banks can be independently and nonexclusively controlled. From the outside of the semiconductor memory device 10, each back can be independently accessed. For example, a part of the memory cell array 50 belonging to the bank 1 and another part of the memory cell array 50 belonging to the bank 2 are controlled nonexclusively. That is, word lines WL and bit lines BL corresponding to each banks respectively are independently accessed at same period by different commands one another. For example, while the bank 1 is maintained to be active (the word lines and the bit lines are controlled to be active), the bank 2 can be controlled to be active. However, the external terminals (for example, plural control terminals and plural I/O terminals) of the semiconductor memory device 10 are shared. In the memory cell array 50, the plural word lines WL and the plural bit lines BL intersect each other, and memory cells MC are disposed at intersections thereof (in FIG. 4, only one word line WL, one bit line BL, and one memory cell MC are shown). The word line WL is selected by a row decoder 51. The bit line BL is connected to a corresponding sense amplifier SA in a sense circuit 53. The sense amplifier SA is selected by a column decoder 52.

[0071] The row decoder 51 is controlled by a row address supplied from a row control circuit 61. The row control circuit 61 includes an address buffer 61a that receives a row address supplied from the interface chip IF through the TSV, and the row address that is buffered by the address buffer 61a is supplied to the row decoder 51. The address signal that is supplied through the TSV is supplied to the row control circuit 61 through the input buffer B1. The row control circuit 61 also includes a refresh counter 61b. When a refresh signal is issued by a control logic circuit 63, a row address that is indicated by the refresh counter 61b is supplied to the row decoder 51.

[0072] The column decoder 52 is controlled by a column address supplied from a column control circuit 62. The column control circuit 62 includes an address buffer 62a that receives the column address supplied from the interface chip IF through the TSV, and the column address that is buffered by the address buffer 62a is supplied to the column decoder 52. The column control circuit 62 also includes a burst counter 62b that counts the burst length.

[0073] The sense amplifier SA selected by the column decoder 52 is connected to the data control circuit 54 through some amplifiers (sub-amplifiers or data amplifiers or the like) which are not shown in the drawings. Thereby, read data of 8 bits (=pre-fetch number) for each I/O (DQ) is output from the data control circuit 54 at reading, and write data of 8 bits is input to the data control circuit 54 at writing. The data control circuit 54 and the interface chip IF are connected in parallel through the TSV.

[0074] The control logic circuit 63 receives an internal command ICMD supplied from the interface chip IF through the TSV and controls the row control circuit 61 and the column control circuit 62, based on the internal command ICMD. As shown in FIG. 4, the control logic circuit 63 includes the output timing adjustment circuit 400. The output timing adjustment circuit 400 adjusts the timing of outputting read data according to the output timing data stored in the timing data storage circuit 200 in the interface chip IF. The control logic circuit 63 is connected to a layer address comparing circuit (chip information comparing circuit) 47. The layer address comparing circuit 47 detects whether the corresponding core chip is target of access, and the detection is performed by comparing a SEL (chip selection information) which is a part of the address signal supplied from the interface chip IF through the TSV and a layer address LID (chip identification information) set to the layer address generating circuit 46. When the SEL and LID are matched, a matching signal HIT is activated. The matching signal HIT is provided with the control logic circuit 63 and the replica circuit 300.

[0075] In the layer address generating circuit 46, unique layer addresses are set to the core chips CC0 to CC7, respectively, at initialization. A method of setting the layer addresses is as follows. First, after the semiconductor memory device 10 is initialized, a minimum value (0, 0, 0) as an initial value is set to the layer address generating circuits of the core chips CC0 to CC7. The layer address generating circuits 46 of the core chips CC0 to CC7 are cascade-connected using the TSVs of the type shown in FIG. 2B, and have increment circuits provided therein. The layer address (0, 0, 0) that is set to the layer address generating circuit 46 of the core chip CC0 of the uppermost layer is transmitted to the layer address generating circuit 46 of the second core chip CC1 through the TSV and is incremented. As result, a different layer address (0, 0, 1) is generated. Hereinafter, in the same way as the above case, the generated layer addresses are transmitted to the core chips of the lower layers and the layer address generating circuits 46 in the core chips increment the transmitted layer addresses. A maximum value (1, 1, 1) as a layer address is set to the layer address generating circuit 46 of the core chip CC7 of the lowermost layer. Thereby, the unique layer addresses are set to the core chips CC0 to CC7, respectively.

[0076] The layer address generating circuit 46 is provided with a defective chip signal DEF supplied from the defective chip information holding circuit 33 of the interface chip IF, through the TSV. As the defective chip signal DEF is supplied to the individual core chips CC0 to CC7 using the TSV3 of the type shown in FIG. 2C, the defective chip signals DEF can be supplied to the core chips CC0 to CC7, individually. The defective chip signal DEF is activated when the corresponding core chip is a defective chip. When the defective chip signal DEF is activated, the layer address generating circuit 46 transmits, to the core chip of the lower layer, a non-incremented layer address, not an incremented layer address. The defective chip signal DEF is also supplied to the control logic circuit 63. When the defective chip signal DEF is activated, the control logic circuit 63 is completely halted. Thereby, the defective core chip performs neither read operation nor write operation, even though an address signal or a command signal is input from the interface chip IF.

[0077] An output of the control logic circuit 63 is also supplied to a mode register 64. When an output of the control logic circuit 63 shows a mode register set, the mode register 64 is updated by an address signal. Thereby, operation modes of the core chips CC0 to CC7 are set.

[0078] Each of the core chips CC0 to CC7 has an internal voltage generating circuit 70. The internal voltage generating circuit 70 is provided with power supply potentials VDD and VSS. The internal voltage generating circuit 70 receives these power supply potentials and generates various internal voltages. As the internal voltages that are generated by the internal voltage generating circuit 70, an internal voltage VPERI (≈VDD) for operation power of various peripheral circuits, an internal voltage VARY (<VDD) for an array voltage of the memory cell array 50, and an internal voltage VPP (>VDD) for an activation potential of the word line WL are included. In each of the core chips CC0 to CC7, a power-on detecting circuit 71 is also provided. When the supply of power is detected, the power-on detecting circuit 71 resets various internal circuits.

[0079] The peripheral circuits in the core chips CC0 to CC7 operates in synchronization with the internal clock signal ICLK that is supplied form the interface chip IF through the TSV. The internal clock signal ICLK supplied through the TSV is supplied to the various peripheral circuits through the input buffer B2.

[0080] The above description is the basic circuit configuration of the core chips CC0 to CC7. In the core chips CC0 to CC7, the front end unit for an interface with the external device is not provided. Therefore the core chip cannot operate as a single chip in principle. However, if the core chip never operates as the single chip, an operation test of the core chip in a wafer state may not be performed. This means that the semiconductor memory device 10 cannot be tested, before the interface chip and the plural core chips are fully assembled. In other words, the individual core chips are tested when testing the semiconductor memory device 10. When unrecoverable defect exists in the core chips, the entire semiconductor memory device 10 is led to be unavailable. In this embodiment, in the core chips CC0 to CC7, a portion of a pseudo front end unit, for testing, that includes some test pads TP and a test front end unit of a test command decoder 65 is provided, and an address signal and test data or a command signal can be input from the test pads TP. It is noted that the test front end unit is provided for a simple test in a wafer test, and does not have all of the front end functions in the interface chip. For example, since an operation frequency of the core chips is lower than an operation frequency of the front end unit, the test front end unit can be simply realized with a circuit that performs a test with a low frequency.

[0081] Kinds of the test pads TP are almost the same as those of the external terminals provided in the interposer IP. Specifically, the test pads include a test pad TP1 to which a clock signal is input, a test pad TP2 to which an address signal is input, a test pad TP3 to which a command signal is input, a test pad TP4 for input/output test data, a test pad TP5 for input/output a data strobe signal, and a test pad TP6 for a power supply potential.

[0082] A common external command (not decoded) is input at testing. Therefore, the test command decoder 65 is also provided in each of the core chips CC0 to CC7. Because serial test data is input and output at testing, a test input/output circuit 55 is also provided in each of the core chips CC0 to CC7.

[0083] This is the entire configuration of the semiconductor memory device, 10. Because in the semiconductor memory device 10, the 8 core chips of 1 Gb are laminated, the semiconductor memory device 10 has a memory capacity of 8 Gb in total. Because the chip selection signal /CS is input to one terminal (chip selection terminal), the semiconductor memory device is recognized as a single DRAM having the memory capacity of 8 Gb, in view of the controller.

[0084] FIG. 5 is a circuit diagram of the process monitor circuit 100 and the replica circuits 300.

[0085] The replica circuits 300 are circuits provided in the respective core chips CC0 through CC7, and as shown in FIG. 5, each of the replica circuits 300 includes a select buffer 310 and a fixed delay circuit 320 connected in cascade. In the fixed delay circuit 320, a plurality of delay elements DLY are cascade-connected. A clock signal IN is collectively input from the interface chip IF to the select buffers 310 of the respective core chips CC0 through CC7 via TSV1. A delayed signal PB0 is extracted from the input terminal of each fixed delay circuit 320, and a delayed signal PA0 is extracted from the output terminal of each fixed delay circuit 320. The delayed signals PB0 and PA0 that are output from each of the core chips CC0 through CC7 are supplied to the process monitor circuit 100 of the interface chip IF via the same TSV1. In this embodiment, the clock signal IN to be supplied to the replica circuits 300 is a clock signal that is input to the command terminal 12e (the terminal to which the on-die termination signal ODT is input during a regular operation). However, the clock signal IN is not limited to that, and any kinds of signals may be used. Also, the clock signal IN is not limited to a signal supplied from outside, but may be a signal that is generated inside the interface chip IF.

[0086] The amount of delay in each signal path formed with a select buffer 310 and a fixed delay circuit 320 is designed to be the same as the amount of delay in the control logic circuit 63 and the data control circuit 54. In other words, each replica circuit 300 is a replica of the control logic circuit 63 and the data control circuit 54. Accordingly, where the signal transmission time of the control logic circuit 63 and the data control circuit 54 is longer than a set value as a result of manufacturing conditions and the likes due to the process condition, the delay time of each replica circuit 300 becomes longer as a result of the manufacturing conditions and the likes. On the other hand, where the signal transmission time of the control logic circuit 63 and the data control circuit is shorter than a set value as a result of the manufacturing conditions and the likes, the delay time of each replica circuit 300 also becomes shorter as a result of the manufacturing conditions and the likes. In other words, the replica circuits 300 of the respective core chips CC0 through CC7 each have a specific amount of delay determined by the corresponding process conditions.

[0087] Each select buffer 310 operates when a match signal HIT is activated. The match signal HIT becomes valid in one of the core chips CC0 through CC7. Accordingly, the clock signal IN collectively supplied from the interface chip IF to the respective core chips CC0 through CC7 becomes active in one of the core chips CC0 through CC7. In other words, the delayed signals PB0 and PA0 are supplied from a selected core chip to the interface chip IF.

[0088] The delayed signals PB0 and PA0 are input to the process monitor circuit 100 in the interface chip IF. As shown in FIG. 5, the process monitor circuit 100 includes a variable delay circuit 110 that is capable of varying the amount of delay, and a delay control circuit 120 that adjusts the amount of delay in the variable delay circuit 110.

[0089] The variable delay circuit 110 is capable of adjusting its amount of delay, based on an adjustment code CO supplied from the delay control circuit 120. The delayed signal PB0 is input to the input terminal of the variable delay circuit 110 via TSV. The delay control circuit 120 includes a counter 121 that generates adjustment codes CO (count values), a phase comparator circuit 122 that is connected to the output terminals of the fixed delay circuits 320 and the output terminal of the variable delay circuit 110 via TSV, and gate circuits G1 through G3 that control the counter 121 based on the output of the phase comparator circuit 122. The TSVs that connect the process monitor circuit 100 and the replica circuits 300 are preferably test TSVs included in the group of TSVs for data inputs and outputs to increase the monitor precision. The test TSVs are based on a concept of a safety design used in an air craft or the like that physically uses two TSVs for one electrical signal. With this concept, even if there is a problem with one of the TSVs, the TSV with the problem is not saved by other TSVs by a redundancy technique, and a test is carried out.

[0090] More specifically, in the variable delay circuit 110 delay elements DLY are cascade-connected, and some of the delay elements DLY are skipped by adjustment codes CO. Here, “being skipped” means that a signal input to the input terminal is not delayed but is output as it is to the output terminal. With this arrangement, the amount of delay can be varied based on the adjustment code CO. As shown in FIG. 5, a delayed signal PB1 is extracted from the input terminal of the last delay element DLYn included in the variable delay circuit 110, and a delayed signal PB2 is extracted from the output terminal of the delay element DLYn. The delayed signals PB1 and PB2 are supplied to the inverting input terminals (−) of comparators 122a and 122b included in the phase comparator circuit 122. The delayed signals PA0 that are output from the fixed delay circuits 320 via TSV1 are collectively input to the non-inverting input terminals (+) of the comparators 122a and 122b.

[0091] With this configuration, the phases of the delayed signal PA0 that has passed through a signal path PA shown in FIG. 5 and the phases of the delayed signals PB1 and PB2 that have passed through a signal path PB are determined, and, based on the results, the gate circuits G1 through G3 generate an up-count signal UP, a down-count signal DOWN, or an adjustment end flag END. The outputs of those gate circuits G1 through G3 are supplied to the counter 121, and the count value (or the adjustment code CO) is counted up or down. In a case where the adjustment end flag END is activated, the current count value (the adjustment code CO) is output to a data latch circuit 25 shown in FIG. 4. In a case where the outputs of the comparators 122a and 122b are the same, or where the amount of delay in the variable delay circuit 110 of the interface chip IF matches the amount of delay in the fixed delay circuit 320 of a core chip, the adjustment end flag END is activated. Accordingly, the adjustment code CO obtained eventually is the information that indicates the difference between the operation speed of a selected core chip and the operation speed of the interface chip IF. The adjustment code CO supplied to the data latch circuit is output to the outside of the semiconductor device 10 via the input/output buffer circuit 23 and the data input/output terminal 14.

[0092] Also, as shown in FIG. 5, dummy circuits DUM1 through DUM4 are provided in the process monitor circuit 100 and the replica circuits 300, so that the comparison conditions become uniform. Specifically, the dummy circuits DUM1 and DUM2 are dummy circuits of the comparators 122a and 122b, respectively, and are provided so that the load on the signal path PA matches the load on the signal path PB. The dummy circuits DUM3 and DUM 4 are also provided so that the load on the signal path PA matches the load on the signal path PB.

[0093] FIG. 6 is a flowchart for explaining a method for acquiring adjustment codes CO.

[0094] First, a predetermined test command is issued from an external tester 600 shown in FIG. 7, so that the semiconductor device 10 enters a process monitor test mode (step S11). An operation in this test mode is performed by setting predetermined values in mode registers 42 and 64.

[0095] An address signal is then input from the tester 600, to select one of the core chips CC0 through CC7 (step S12). The match signal HIT is activated in one of the core chips CC0 through CC7, so that the select buffer 310 shown in FIG. 5 is put into an operable state. By inputting the clock signal IN from the command terminal 12e in this situation, the clock signal IN is supplied to the replica circuit 300 of each of the core chips CC0 through CC7 (step S13). Here, only the select buffer 310 in the selected core chip is operating, and accordingly, the clock signal IN is transmitted only to the replica circuit 300 in the selected core chip.

[0096] The delay control circuit 120 in the process monitor circuit 100 is then activated to generate an adjustment code CO (step S14). More specifically, in accordance with the phase of the delayed signal PA0 that has passed through the signal path PA shown in FIG. 5 and the phases of the delayed signals PB1 and PB2 that have passed through the signal path PB, the adjustment code CO is counted up or down. This operation is repeated until the amount of delay in the variable delay circuit 110 becomes equal to the amount of delay in the fixed delay circuit 320. When the amount of delay in the variable delay circuit 110 becomes equal to the amount of delay in the fixed delay circuit 320, the adjustment end flag END is activated (step S15), and the adjustment code CO obtained at this point is output to the tester via the data input/output terminal 14 (step S16).

[0097] The above described operation is performed for each of the core chips CC0 through CC7 by switching layer addresses. When the tests on all the core chips CC0 through CC7 are completed (YES in step S17), the operation exits the process monitor test mode, and the series of procedures comes to an end (step S18).

[0098] When the above described procedures are completed, the adjustment code CO corresponding to each of the core chips CC0 through CC7 is stored into a table 610 in the tester 600. The adjustment codes CO stored into the tester in this manner are written into the timing data storage circuit 200 after being converted inside the tester 600 if necessary. However, this conversion is not necessary, and the adjustment codes CO written in the table 610 may be written as they are into the timing data storage circuit 200. In this embodiment, while the output timing data is the adjustment code, the adjustment code written in the timing data storage circuit 200 is especially referred as the output timing data.

[0099] FIG. 8 is a flowchart for explaining an operation to write the adjustment codes CO into the timing data storage circuit 200.

[0100] First, a predetermined test command is issued from the tester 600 shown in FIG. 7, so that the semiconductor device 10 enters an adjustment code CO write mode (step S21). An operation in this test mode is performed by setting predetermined values in the mode registers 42 and 64.

[0101] The output timing data stored in the table 610 in the tester 600 are then input to the interface chip IF via the data input/output terminal 14 (step S22). The output timing data input to the interface chip IF are supplied to the timing data storage circuit 200. Nonvolatile memory elements such as anti-fuse elements are provided in the timing data storage circuit 200, and the output timing data are written into those nonvolatile memory elements (step S23).

[0102] When the writing of the output timing data is completed, the operation exits the output timing data write mode, and the series of procedures comes to an end (step S24). As described above, in this embodiment, the output timing data corresponding to the respective core chips CC0 through CC7 are not stored in the respective core chips CC0 through CC7, but are collectively stored in the timing data storage circuit 200 in the interface chip IF. The output timing data stored in the timing data storage circuit 200 in this manner are transferred to the corresponding core chip at the timing of power-on.

[0103] FIG. 9 is a flowchart for explaining an operation to transfer the output timing data from the timing data storage circuit 200 to the core chips CC0 through CC7.

[0104] First, when power is supplied to the semiconductor device (step S31), the power-on detecting circuits 43 and 71 generate reset signals (step S32), and an initializing operation starts in the interface chip IF and the core chips CC0 through CC7 (step S33).

[0105] In the initializing operation, an address signal is input from the interface chip IF to the core chips CC0 through CC7, to activate the control logic circuit 63 in one of the core chips CC0 through CC7 (step S34).

[0106] The output timing data is transferred from the timing data storage circuit 200 via a TSV, to write the corresponding output timing data into the output timing adjustment circuit 400 in the activated control logic circuit 63 (step S35). In the transfer of the output timing data, a special-purpose TSV may be used, or a TSV (one of the address TSVs, for example) that is not being used currently (during the series of procedures according to the flowchart of FIG. 9 at the time of power activation) may be used.

[0107] The above described operation is performed on each of the core chips CC0 through CC7 by switching layer addresses. When the transfer of the output timing data is completed with respect to all the core chips CC0 through CC7 (YES in step S36), the initializing operation comes to an end (step S37). In this manner, the corresponding output timing data is set in the output timing adjustment circuit 400 of each corresponding one of the core chips CC0 through CC7.

[0108] FIG. 10 is a schematic block diagram for explaining the overall flow of signals during a read operation.

[0109] As shown in FIG. 10, an address signal ADD and a command signal CMD to be input from the outside to the interface chip IF are supplied to the input buffers 31 and 41 in the interface chip IF. Those signals are supplied to the command decoder 32 and the likes, and are subjected to predetermined processing at address/command control circuits 32a and 32b, a column control circuit 32c, and an input/output control circuit 32e included in the command decoder 32. The control signals generated as a result are supplied to the data latch circuit 25. The data latch circuit 25 includes a TSV buffer 25a and a read/write bus 25b. The control signal generated from the command decoder is supplied to the data latch circuit 25 and the input/output buffer circuit 23, to control the data input/output timing.

[0110] A TSV buffer 32d included in the command decoder 32 is connected to each of the core chips CC0 through CC7 via a TSV. The internal command ICMD supplied from the TSV buffer 32d is received by a TSV buffer 63a included in the control logic circuit 63 in each core chip, and is subjected to predetermined processing at an address/command control circuit 63b, a column control circuit 63c, and an output control circuit 63d. The output control circuit 63d includes the output timing adjustment circuit 400, and, as described above, the output timing data transferred from the timing data storage circuit 200 in the interface chip IF at the time of power activation is set in the output timing adjustment circuit 400.

[0111] The output timing data is supplied to a read/write bus 54a and a TSV buffer 54b included in the data control circuit 54 in each core chip, to control the timing to output read data from the core chips CC0 through CC7 to the interface chip IF. The stored information of more than one bit that has been accessed in relation to one read command is connected from the memory cell array 50 to the data control circuit 54 that processes read data of eight bits (=number of prefetched bits) per I/O (DQ) via the sense circuit 53 and the column decoder 52.

[0112] FIG. 11 is a schematic view for explaining the flow of read data.

[0113] As shown in FIG. 11, the TSV buffer 54b in the data control circuit 54 in each core chip includes a data output circuit 54o and a data input circuit 54i. The input terminal of the data output circuit 54o and the output terminal of the data input circuit 54i are connected to various amplifiers included in the sense circuit 53 and the column decoder 52 and the like via the read/write bus 54a, and are lastly connected to the memory cell array 50.

[0114] An output timing signal DRAG CORE is supplied to the data output circuit 54o from the output timing adjustment circuit 400 in the control logic circuit 63. In other words, the data output circuit 54o is a clocked driver that is controlled by the output timing signal DRAO_CORE. The output timing signal DRAO_CORE is a signal that designates the operation timing of the data output circuit 54o (or the signal that outputs the read data signal read from the memory cell array 50 on the read/write bus 54a, to a TSV), and the timing to activate the output timing signal DRAO_CORE is adjusted by the set output timing data.

[0115] Read data (a read data signal) that is input to the interface chip IF via a TSV is supplied to a data input circuit 25i included in the TSV buffer 25a. The TSV buffer 25a also includes a data output circuit 25o. The input terminal of the data output circuit 25o and the output terminal of the data input circuit 25i are connected to the input/output buffer 23 via the read/write bus 25b.

[0116] An input timing signal DRAO_IF is supplied to the data input circuit 25i from the command decoder 32 of the interface chip IF. In other words, the data input circuit 25i is a clocked receiver that is controlled by the input timing signal DRAO_IF. The input timing signal DRAO_IF designates the timing to allow the data input circuit 25i to capture read data that is output from a core chip to the interface chip IF via a TSV. Accordingly, the command decoder 32 functions as an input timing circuit. In this embodiment, the timing for the command decoder 32 to activate the input timing signal DRAO_IF is fixed to a specific timing (the first latency) determined by the process conditions (the manufacturing conditions) for the interface chip IF. On the other hand, the timing to activate the output timing signal DRAO_CORE on the side of each of the core chips CC0 through CC7 is tested beforehand by the above described process monitor circuit 100, and is adjusted by the corresponding adjusted output timing data. Accordingly, the timings to activate the input timing signal DRAO_IF and the output timing signals DRAO_CORE of the respective core chips becomes almost the same.

[0117] FIG. 12 is a circuit diagram of the output timing adjustment circuit 400.

[0118] As shown in FIG. 12, the output timing adjustment circuit 400 includes: a signal generating circuit 401 that generates a primary signal DRAO_COREX from a signal MDRDT_CORE; and delay circuits 410 through 470 that are cascade-connected and transmit the primary signal DRAO_COREX. The output from the delay circuit 470 of the last stage is used as the output timing signal DRAO_CORE. The respective delay circuits 410 through 470 are formed with delay elements 411 through 471 and multiplexers 412 through 472. Based on the logic levels of corresponding select signals TCO1 through TCO7, a check is made to determine whether the delay elements 411 through 471 should be skipped (or delays should be caused). Accordingly, when all the delay elements 411 through 471 are skipped, the amount of delay in the output timing adjustment circuit 400 is minimized, and the timing to activate the output timing signal DRAO_CORE becomes the earliest. On the other hand, in a case where all the delay elements 411 through 471 are passed through, the amount of delay in the output timing adjustment circuit 400 is maximized, and the timing to activate the output timing signal DRAO_CORE becomes the latest.

[0119] FIG. 13 is a circuit diagram of a select signal generating circuit 480 that generates the select signals TCO1 through TCO7.

[0120] As shown in FIG. 13, the select signal generating circuit 480 includes an output circuit 481 that extracts and outputs the upper three bits CO [5:3] from predetermined 6-bit output timing data CO [5:0], and a decoder 482 that decodes the upper three bits CO [5:3] of the output timing data. Of the 8-bit signal obtained through the decoding, the seven bits of the signal excluding the select signal TCO0 are used as the select signals TCO1 through TCO7. The reason that only the upper three bits CO [5:3] of the predetermined 6-bit output timing data CO [5:0] are used is that the measurement accuracy of the process monitor circuit 100 is taken into consideration.

[0121] FIG. 14 is a table for explaining the relationships between the upper three bits CO [5:3] of the output timing data and the amounts of delay to be set.

[0122] As shown in FIG. 14, the default values of the upper three bits CO [5:3] of the output timing data are (0, 1, 1), and the speed can be made three-pitch higher or four-pitch lower than that. In reality, the number of delay elements 411 through 471 through which the primary signal DRAO_COREX passes is increased to give a larger amount of delay (a positive offset) to the primary signal DRAO_COREX and increase the amount of transmission delay of the output timing signal DRAO_CORE to such an extent that the process monitor circuit 100 determines that the operation speed of the subject core chip is higher than the operation speed of the interface chip IF. On the other hand, the number of delay elements 411 through 471 through which the primary signal DRAO_COREX passes is reduced to give a smaller amount of delay (a negative offset) to the primary signal DRAO_COREX and reduce the amount of transmission delay of the output timing signal DRAO_CORE to such an extent that the process monitor circuit 100 determines that the operation speed of the subject core chip is lower than the operation speed of the interface chip IF.

[0123] In other words, as shown in FIG. 14, the operation speed of the interface chip is set as the reference speed (the default), based on the test results detected by the process monitor 100 in the interface chip and the replica circuits 300 in the respective core chips. Positive offset values (+1 through +4) at four levels and negative offset values (−1 through −3) at three levels that are different from the default values are disclosed. The amounts of delay of the offsets and the default values are supplied to all the core chips, and the timings (the clock timings of the clocked drivers) to output read data of core chips having lower operation speeds than the operation speed of the interface chip are made equal to the timing for the interface chip to capture the read data (the clock timing of the clocked receiver) by virtue of the negative offsets, for example. The timings (the clock timings of the clocked drivers) to output read data of core chips having higher operation speeds than the operation speed of the interface chip are made equal to the timing for the interface chip to capture the read data (the clock timing of the clocked receiver) by virtue of the positive offsets. If the operation speed of the interface chip is the same as the operation speed of a core chip, the default values are supplied to the core chip, and the timing to output read data (the clock timing of the clocked driver) matches the timing for the interface chip to capture the read data (the clock timing of the clocked receiver).

[0124] FIGS. 15A through 15C are timing charts for explaining the effects of adjustments made by the output timing adjustment circuit 400.

[0125] The waveforms shown in FIGS. 15A through 15C are signal waveforms observed on the side of each core chip. FIG. 15A illustrates a case where the operation speed of a first core chip is the same as the operation speed of the interface chip IF. FIG. 15B illustrates a case where the operation speed of a second core chip is higher than the operation speed of the interface chip IF. FIG. 15C illustrates a case where the operation speed of a third core chip is lower than that of the interface chip IF. The waveforms shown in FIGS. 15A through 15C may be regarded as being resulted from the respective manufacturing conditions in one core chip. The waveforms shown in the lowest portion of FIG. 15 are the signal waveforms observed in the interface chip IF.

[0126] In FIGS. 15A through 15C, “_IF”, “_CORE”, and “_TSV” that are added to signals described below indicate signals in the interface chip IF, signals in the core chips, and signals in the penetrating electrodes TSV, respectively. Further, each signal is related to FIG. 10. A signal MDRDT is a signal that defines the internal read command to be generated by the address/command control circuit 32a in the command decoder 32 in the interface chip IF, based on a read command READ supplied from the outside. A signal MDRDT_IF is a signal that defines the internal read command to be generated by the address/command control circuit 32b. A signal MDRDT_CORE is a signal that defines the internal read command generated by the address/command control circuit 63b from the internal read command transferred to a core chip. A signal DRAE_CORE is a signal that is generated by the column control circuit 63c and defines the timing to output read data of the memory cell array to the read/write bus 54a. A signal RWBS_CORE is a signal that defines read data on the read/write bus 54a. A signal DRAO_CORE is a signal that is generated by the output timing adjustment circuit 400 and defines the operation timing (the drive timing) of the TSV buffer 54b. A signal DATA_TSV is a signal that defines read data that is read from the memory cell array on a TSV. A signal RWBS_IF is a signal that defines read data on the read/write bus 25b. A signal DRAO_IF is a signal that is generated by the input/output control circuit 32e and defines the operation timing (the reception timing or latch timing) of the TSV buffer 25a.

[0127] As shown in FIG. 15A, when the operation speed of a core chip is the same as the operation speed of the interface chip IF, the output timing data is set at the default values shown in FIG. 14. On the other hand, when the operation speed of a core chip is higher than the operation speed of the interface chip IF, as shown in FIG. 15B, the amount of delay of the output timing data in the core chip is made larger than the amount of delay of the default values, so that the timing to activate the output timing signal DRAO_CORE is delayed. As a result, the signal DATA_TSV is controlled at the same time as the signal DATA_TSV shown in FIG. 15A. Also, when the operation speed of a core chip is lower than the operation speed of the interface chip IF, as shown in FIG. 15C, the amount of delay of the output timing data is made smaller than the amount of delay of the default values, so that the timing to activate the output timing signal DRAO_CORE is accelerated. As a result, the signal DATA_TSV is controlled at the same time as the signal DATA_TSV shown in FIG. 15A.

[0128] With the above arrangement, even though the input timing signal DRAO_IF on the side of the interface chip IF is fixed to the particular timing (the first latency), the timing for the interface chip IF to capture read data (the second latency) can be synchronized with the timing to output the read data on the sides of the respective core chips CC0 through CC7.

[0129] FIG. 16 is a schematic view showing the flow of a read command and read data.

[0130] As shown in FIG. 16, a read command MDRDT_TSV that is output from the TSV buffer 32d of the interface chip IF in relation to the signal MDRDT in the interface chip IF is commonly supplied to each of the core chips CC0 through CC7. However, only one core chip that has a matching layer address receives the read command MDRDT_TSV. The control logic circuit 63 in the core chip that has received the read command MDRDT_TSV generates a read command MDRDT_CORE and a signal DRAO_CORE, and activates the data output circuit 54o based on the amount of delay set in the output timing adjustment circuit 400. The data output circuit 54o supplies read data DATA_TSV to the interface chip IF via a TSV. The TSV through which the read data DATA_TSV is transmitted is shared among the core chips CC0 through CC7. However, since only one core chip having a matching layer address can receive the effective read command MDRDT_CORE, as described above, read data is not output from two or more core chips to a single TSV at the same time, and there is no possibility of a bus fight.

[0131] The read data DATA_TSV supplied from a core chip to the interface chip IF via a TSV is latched in the data latch circuit 25 in the interface chip IF. The latch timing (or the timing to allow capturing of the read data DATA_TSV into the interface chip IF) is firmly determined by the input timing signal DRAG IF in the interface chip IF. More specifically, the read data that are output from the respective core chips reach the location of the data latch circuit 25 of the interface chip at the same time. In this embodiment, however, the read data DATA_TSV are output from the respective core chips in synchronization with the timing to activate the input timing signal DRAO_IF. Therefore, even if the operation speed of the interface chip IF or the operation speeds of the core chips CC0 through CC7 differ from the designed values due to the process conditions (the manufacturing conditions), the data latch circuit 25 in the interface chip IF can accurately latch the read data DATA_TSV at the same time.

[0132] FIG. 17 is a diagram showing the configuration of a data processing system 500 using the semiconductor memory device 10 according to the embodiment.

[0133] The data processing system 500 shown in FIG. 17 has a configuration such that a data processor 520 and a semiconductor device (DRAM) 10 according to the present embodiment are mutually connected via a system bus 510. Examples of the data processor 520 include, but are not limited to, a microprocessor (MPU) and a digital signal processor (DSP). In FIG. 17, for the sake of simplification, the data processor 520 and the DRAM 530 are connected via the system bus 510. However, these components can be connected by a local bus rather than being connected via the system bus 510. The data processor 520 includes a memory controller for controlling the DRAM. A read command is issued from the data processor 520 to the DRAM 10 and a read data is output from the DRAM 10 to the data processor 520.

[0134] In FIG. 17, for the sake of simplification, only one set of system bus 510 is shown. However, the system buses 510 can be arranged via a connector or the like in series or in parallel according to need. In the memory-system data processing system shown in FIG. 12, while a storage device 540, an I/O device 550, and a ROM 560 are connected to the system bus 510, these are not necessarily essential constituent elements.

[0135] Examples of the storage device 540 include a hard disk drive, an optical disk drive, and a flash memory. Examples of the I/O device 550 include a display device such as a liquid crystal display, and an input device such as a keyboard and a mouse.

[0136] Regarding the I/O device 550, it is only necessary to provide either one of the input device or the output device. Further, for the sake of simplicity, each constituent element shown in FIG. 17 is shown one each. However, the number is not limited to one, and a plurality of one or two or more constituent elements can be provided.

[0137] In the embodiment of the present invention, the controller issues commands concerning read commands to the interface chip. Upon receipt of a command from the controller, the interface chip issues read commands to core chips. Upon receipt of a read command, one of the core chips outputs read data that is the information about the memory cell array corresponding to the read command, to the interface chip. Receiving the read data from the one of the core chips, the interface chip outputs the read data to the controller. The commands (read commands in systems) issued by the controller are commands that are standardized by industry organizations specializing in controlling known semiconductor devices. The read commands issued from the interface chip to the core chips are control signals inside the semiconductor chips. The same goes for the read data.

[0138] It is apparent that the present invention is not limited to the above embodiments, but may be modified and changed without departing from the scope and spirit of the invention.

[0139] For example, in the embodiment, the DDR3-type SDRAMs are used as the plural core chips having the same function. However, the present invention is not limited thereto. Accordingly, the core chip may be a DRAM other than the DDR3-type and a semiconductor memory (SRAM (Static Random Access Memory), PRAM (Phase-change Random Access Memory), MRAM (Magnetic Random Access Memory) or a flash memory) other than the DRAM. The core chips may be plural semiconductor chips that have functions other than the functions of the semiconductor memory, which are equal to or different from each other. All of the core chips do not need to be laminated and all or part of the core chips may be two-dimensionally disposed. The number of core chips is not restricted to 8.

[0140] In the embodiment, the output timing data is stored in the timing data storage circuit 200 in the interface chip IF. Alternately, the output timing data can be stored in the core chips, respectively. Further, the adjustment code obtained by the process monitor circuit 100 may not be temporarily stored in the table of tester. The code may be written in the timing data storage circuit 200, directly. The code may be temporarily stored in the cache in the interface chip IF and be written in the timing data storage circuit 200.

[0141] In the above described embodiment, the replica circuits 300 are provided in the respective core chips CC0 through CC7. In the process monitoring operation, however, an actual signal path may be used, instead of the replica circuits 300. The actual signal path is formed with various kinds of signal generating circuits starting from the address/command control circuit 63b in each core chip to the output timing adjustment circuit 400 in FIG. 10. In other words, the actual signal path is the signal path from the signal MDRDT_CORE to the signal DRAO_CORE (the default value of the amount of delay). Further, instead of the variable delay circuit 110, the actual signal path formed with various kinds of signal generating circuits starting from the address/command control circuit 32a in the interface chip IF to the input/output control circuit 32e or the actual signal path from the signal MDRDT_IF to the signal DRAO_IF may be used.

[0142] The fundamental technical concept of the present invention is not limited to that. For example, the core chips have been described as chips of semiconductor memories having the same function. However, the fundamental technical concept of the present invention is not limited to that, and the core chips may have the same function as one another or different functions from one another. Specifically, the interface chip and the core chips may be silicon chips each having a unique function. For example, the core chips may be DSP chips having the same function, and may have an interface chip (ASIC) shared among the core chips. Preferably, the core chips have the same function as one another, and are manufactured with the use of the same mask. However, the characteristics after the manufacture might vary due to the in-plane distribution in the same wafer, differences among wafers, differences among lots, and the likes. Further, the core chips each have a memory function, but may also have different functions from one another (a first core chip is a DRAM, a second chip is a SRAM, a third chip is a nonvolatile memory, and a fourth chip is a DSP). The core chips may be manufactured with the use of different manufacturing masks from one another, and may have an interface chip (ASIC) shared among the core chips.

[0143] The present invention may also be applied to all semiconductor products such as CPUs (Central Processing Units), MCUs (Micro Control Units), DSPs (Digital Signal Processors), ASICs (Application Specific Integrated Circuits), and ASSPs (Application Specific Standard Circuits), as long as they are COCs (Chip-on-Chips) that use TSVs. The devices to which the present invention is applied may also be used as the semiconductor devices in SOCs (System-on-Chips), MCPs (Multi Chip Packages), POPs (Package-On-Packages), and the likes.

[0144] The transistors may be field effect transistors (FETs) or bipolar transistors. The present invention may be applied to various kinds of FETs such as MISs (Metal-Insulator Semiconductors) and TFTs (Thin Film Transistors), other than MOSs (Metal Oxide Semiconductors). The present invention may be applied to various kinds of FETs such as transistors. The transistors may be other transistors than FETs. The transistors may partially include bipolar transistors. Also, p-channel transistors or PMOS transistors are typical examples of the transistors of the first conductivity type, and n-channel transistors or NMOS transistors are typical examples of the transistors of the second conductivity type. Further, the substrate may not necessarily be a p-type semiconductor substrate, and may be an n-type semiconductor substrate, or a semiconductor substrate of a SOI (Silicon on Insulator) structure, or a semiconductor substrate of some other type.

[0145] Further, the circuit forms of various test circuits (such as a test circuit in the core chip, and a test circuit in the interface chip), non-volatile storage circuit, a buffer in the core chip, a test entry circuit in the interface chip, test signal generating circuit and the configuration of its input/output terminals are not limited to the circuit forms disclosed in the embodiments.

[0146] Further, the structures of TSVs are not particularly limited. Further, the circuit forms of the TSV buffers (drivers and receivers) are not particularly limited.

[0147] Various combinations and selections of the components disclosed herein may be made within the scope of the invention. In other words, the present invention of course includes various changes and modifications that are obvious to those skilled in the art according to all the disclosure including the claims and the technical concept.