US 8,026,587 B1Grant
Semiconductor package including top-surface terminals for mounting another semiconductor package
Issue Date:2011-09-27
•17 Claims
•3 Drawing Sheets
Abstract
A semiconductor package including top-surface terminals for mounting another semiconductor package provides a three-dimensional circuit configuration that can provide removable connection of existing grid-array packages having a standard design. A semiconductor die is mounted on an electrically connected to a circuit substrate having terminals disposed on a bottom side for connection to an external system. The die and substrate are encapsulated and vias are laser-ablated or otherwise formed through the encapsulation to terminals on the top surface of the substrate that provide a grid array mounting lands to which another grid array semiconductor package may be mounted. The bottom side of the vias may terminate and electrically connect to terminals on the substrate, terminals on the bottom of the semiconductor package (through terminals) or terminals on the top of the semiconductor die. The vias may be plated, paste- filled, filled with a low melting point alloy and may have a conical profile for improved plating performance.
Metadata
Assignee
- Amkor Technology, Inc.
Inventors
- David Jon Hiner
- Ronald Patrick Huemoeller
- Sukianto Rusli
Application Information
Application Number:US 12/802,661
Filing Date:2010-06-10
Priority Date:2002-05-01
Art Unit:2815
Classifications
IPC:
H01L23/22
Patent Drawings (3 sheets)
Description
Cross-Reference to Related Applications
[0001] The present application is a continuation of U.S. Patent Application “SEMICONDUCTOR PACKAGE INCLUDING TOP-SURFACE TERMINALS FOR MOUNTING ANOTHER SEMICONDUCTOR PACKAGE”, Ser. No. 12/655,724, filed on Jan. 5, 2010, which is a divisional of U.S. Patent Application “SEMICONDUCTOR PACKAGE INCLUDING TOP-SURFACE TERMINALS FOR MOUNTING ANOTHER SEMICONDUCTOR PACKAGE”, Ser. No. 11/595,411, filed on Nov. 9, 2006, now U.S. Pat. No. 7,671,457, issued Mar. 2, 2010, which is a divisional of U.S. Patent Application “METHOD OF MANUFACTURING A SEMICONDUCTOR PACKAGE”, Ser. No. 10/806,640, filed on Mar. 23, 2004, now U.S. Pat. No. 7,185,426, issued Mar. 6, 2007, which is a continuation-in-part of U.S. Patent Application “INTEGRATED CIRCUIT SUBSTRATE HAVING LASER-EMBEDDED CONDUCTIVE PATTERNS AND METHOD THEREFOR”, Ser. No. 10/138,225 filed on May 1, 2002, now U.S. Pat. No. 6,930,256, issued Aug. 16, 2005. The specifications of the above-referenced Patent Applications are herein incorporated by reference.
Field of the Invention
[0002] The present invention relates generally to semiconductor packaging, and more specifically, to a semiconductor package having top-surface grid array terminals for mounting another semiconductor package.
Background of the Invention
[0003] Semiconductor packages that provide mechanical mounting and electrical interconnection of a semiconductor die are commonly provided in ball grid array and land grid array configurations. A semiconductor die is electrically connected to a substrate with a grid array terminals disposed on the “bottom” side of the semiconductor package and solder balls are attached for connection to a system substrate, typically a printed circuit board (PCB) having lands located to attach the solder balls of the semiconductor package (referred to as ball grid array or BGA attach). Alternatively, conductive paste, a socket or “interposer” may be used to provide contacts between lands of the semiconductor package and lands on the system substrate (referred to as land grid array or LGA connection).
[0004] Typical system interconnect of grid array type packaging is generally two-dimensional. That is, multiple grid array devices are mounted on a PCB in different locations along the surface of the PCB and interconnected via circuit traces on or within the PCB. Such mounting is suitable for small, thin assemblies, but when the area of a PCB is of concern in a design, or in systems where other components are much taller than the semiconductor packages are present, it would be desirable to require less circuit board area by stacking semiconductor packages.
[0005] Specific semiconductor packages used for implementing three-dimensional stacked packages are well known in the art. However, such packaging is typically not compatible with existing integrated circuit packages, so that two or more integrated circuits that are “stacked” must all be designed for stacking.
[0006] Also, when combining multiple semiconductor packages in an assembly, at times it is advantageous to permit removal of at least of one semiconductor package, so that when one semiconductor package is used with one of multiple alternative other semiconductor packages in a three-dimensional configuration, the interconnect between a semiconductor package may be standardized and so that one of the semiconductor packages may be removed and replaced without removing the other.
[0007] Therefore, it would be desirable to provide a semiconductor package that facilitates stacking of grid arrays and a method of manufacturing such a semiconductor package. It would further be desirable to provide such a package that provides mounting of another grid array or other semiconductor package that is removable and that may be interchangeably standardized.
Summary of the Invention
[0008] The above objectives are accomplished in a semiconductor package having terminals on the semiconductor package top surface for mounting and electrically connecting to terminals of a piggybacked semiconductor package and method for manufacturing the semiconductor package. The semiconductor package includes a semiconductor die mounted on a substrate and an encapsulation covering the semiconductor die and at least the top surface of the substrate. Multiple terminals are provided on a top surface of the encapsulation for attachment of the piggybacked semiconductor package, which may be a standard ball grid or land grid array package.
[0009] The top-surface terminals may be top surfaces of vias formed through the encapsulation by laser-ablation or other mechanism and filled with conductive paste or a low melting-temperature alloy or plated. The vias may have a conical profile to improved plating uniformity. The vias may terminate on the substrate circuit pattern, on electrical terminals on the top surface of the semiconductor die, or may pass through the encapsulation and the substrate to provide lands for bottom-side terminals.
Brief Description of the Drawings
[0010] FIG. 1A is a pictorial diagram depicting a cross sectional side view of a semiconductor package for forming a modified semiconductor package in accordance with an embodiment of the invention;
[0011] FIG. 1B is a pictorial diagram depicting a cross sectional side view of the semiconductor package of FIG. 1A after via holes have been formed;
[0012] FIG. 1C is a pictorial diagram depicting a cross sectional side view of the semiconductor package of FIG. 1B after vias are filled;
[0013] FIG. 1D is a pictorial diagram depicting a cross sectional side view of the semiconductor package of FIG. 1C after solder balls are attached to lands;
[0014] FIG. 2A is a pictorial diagram depicting an electronic assembly in accordance with an embodiment of the present invention;
[0015] FIG. 2B is a pictorial diagram depicting an electronic assembly in accordance with another embodiment of the present invention; and
[0016] FIG. 2C is a pictorial diagram depicting an electronic assembly in accordance with yet another embodiment of the present invention.
[0017] The invention, as well as a preferred mode of use and advantages thereof, will best be understood by reference to the following detailed description of illustrative embodiments when read in conjunction with the accompanying drawings, wherein like reference numerals indicate like parts throughout.
Detailed Description
[0018] The present invention concerns a semiconductor package and a method for manufacturing a semiconductor package that provide for top mounting of another semiconductor package in a “piggyback” configuration. While the exemplary embodiments depict ball grid array packages mounted atop a plurality of lands on the top side of a modified semiconductor package, it should be understood by those skilled in the art, that the techniques of the present invention can be extended to other types of semiconductor interconnects.
[0019] Referring now to FIG. 1A , a semiconductor package 10A for forming a semiconductor package and corresponding to a first illustrated step of manufacture is depicted. Semiconductor package 10A is in the form of a ball grid array (BGA) or land grid array (LGA) package as is commonly known in the art, except that particular circuit features are positioned for providing vias to the top side of semiconductor package 10A in subsequent manufacturing steps, so that another semiconductor package may be mounted atop semiconductor package 10A.
[0020] Semiconductor package 10A includes a die 16 mounted to a substrate 14A that includes lands 18 to which solder ball terminals may be attached or that may be connected with a conductive paste to form a LGA mounted semiconductor package. Encapsulation 12A surrounds die and substrate 14A, although substrate 14A may alternatively be exposed on a bottom side of semiconductor package 10A. Electrical connections 15 of die 16 are connected to circuit patterns 17 on substrate 14A via wires 19, but the type of die mounting is not limiting, but exemplary and other die mounting types may be used such as flip-chip die mounting. Additionally, while substrate 14A is depicted as a film or laminate-type mounting structure, lead frame and other substrate technologies may be used within the structures of the present invention.
[0021] Referring now to FIG. 1B , a first modification to semiconductor package 10A that illustrates a second step in the manufacturing process to form semiconductor package 10B is shown. Semiconductor package 10B includes a plurality of via holes 20A, 20B and 20C laser-ablated through encapsulation 12A of FIG. 1A to form encapsulation 12B. While only three via holes are shown, many vias holes will be provided, generally in the form of a grid array for mounting a second BGA/LGA package atop the semiconductor package. The three via holes shown illustrate the three different types of via holes that may be provided through control of laser energy and exposure time. The first via hole type, illustrated as via 20A, is fabricated by laser-ablating either completely through semiconductor package 10B or by laser-ablating through encapsulation 12A to the top side of lands 18, so that a connection is provided through from the top side of semiconductor package 10B to the bottom side of semiconductor package 10B when the via is filled. If via 20A is ablated completely through, then the corresponding land 18 is provided by the bottom surface of a via formed in hole 20A.
[0022] The next type of via hole is provided by laser-ablating through encapsulation 12A to reach circuit pattern 17 to that connection may be made through substrate 14A circuit patterns to die 16 electrical terminals, to lands 18 or both. The last type of via is provided by laser-ablating through encapsulation 12A to reach electrical connections 15 of die 16 so that direct connection to the circuits of die 16 can be made from a piggybacked semiconductor package. Each of via holes 22A, 22B and 22C is depicted as a via hole having a conical cross-section, which is desirable for providing uniform plating current density during a plating process. However, via holes 22A, 22B and 22C may alternatively be made cylindrical in shape if the advantage of cylindrical cross-section is not needed, for example if a conductive paste is used to fill the via holes.
[0023] Referring now to FIG. 1C , a semiconductor package 10C is illustrated forming a complete LGA package. Conductive material is applied within via holes 20A, 20B and 20C to form conductive vias 22A, 22B and 22C through encapsulation 12C and optionally substrate 14C for vias that are formed completely through substrate 14C. The conductive material used to form vias 22B and 22C may be electroplated or electro-less plated metal, conductive paste such as copper or silver epoxy compounds, or a low melting temperature high-wicking solder alloy such as SUPER SOLDER.
[0024] Referring now to FIG. 1D , a semiconductor package 10D is illustrated forming a complete BGA package. Solder balls 24 are attached to lands 18 to provide the BGA terminals used to connect semiconductor package 10D to a system substrate, such as a PCB.
[0025] Referring now to FIG. 2A , an electronic assembly 30 in accordance with an embodiment of the invention is depicted. Electronic assembly 30 includes a base semiconductor package 32 as formed by the above-described process that includes through-to-land vias 34 to lands 31 and through-to-substrate vias 34A provided that contact the conductive pattern 35 on the top side of the substrate. A piggybacked second semiconductor package 36, of BGA design, is attached via solder balls 38 that provide connection to the tops of vias 34 and 34A and connect the terminals of semiconductor package 36 to internal circuits of base semiconductor package 32 or to isolated terminals 37 provided on the bottom side of base semiconductor package 36. The piggyback mounting configuration provides advantages over custom-designed three dimensional packaging, as semiconductor package 36 may be a standardized part or a part having a design not under the control of a maker of base semiconductor package 32 and therefore the provision of a top side BGA/LGA pattern on base semiconductor package 32 makes it possible to stack a pre-designed standard BGA/LGA package. Also, even when control of the design of semiconductor package 36 is possible, use of a standardized layout such as BGA/LGA provides compatibility with standard PCB package attach layouts where semiconductor package 36 may also be used in a board mounted configuration without piggybacking.
[0026] Referring now to FIG. 2B , an electronic assembly 40 is shown in accordance with another embodiment of the invention. Vias 44 are provided through to electrical connections 43 of die 41, providing a direct interface from the circuits of die 41 to circuits within piggybacked semiconductor package 46. Attachment of semiconductor package 46 is made via solder balls 48 where semiconductor package 46 may be a standard BGA package or a custom package layout designed to interface with electrical connections 43 of die 41. The depicted configuration is especially useful where short physical connections from a first semiconductor package 42 must be provided to a second interchangeable semiconductor package 46.
[0027] Referring now to FIG. 2C , an electronic assembly 50 is shown in accordance with another embodiment of the invention. Vias 54 are provided through to electrical connections 53 of die 51, providing a direct interface from the circuits of die 51 to circuits within piggybacked semiconductor die 56, which is depicted as a flip-chip die. Attachment of semiconductor die 56 is made via solder balls 58 (or alternatively posts) where semiconductor die 56 is custom package layout designed to interface with electrical connections 53 of die 51. The depicted configuration is especially useful where die 56 is one of several interchangeable dies that may be used to upgrade or provide options for use with die 51. An optional encapsulation 57, is depicted as deposited over die 56.
[0028] In addition to the die electrical connection interface depicted in FIG. 2C , through-to-land or through-to-substrate circuit pattern vias may also be used to connect a die such as flip-chip die 56 directly to terminals of base semiconductor package 52 or circuit patterns on an internal substrate. Such configurations provide the advantages of three-dimensional stacking without requiring direct connection to a die within base semiconductor package 52.
[0029] The above description of embodiments of the invention is intended to be illustrative and not limiting. Other embodiments is of this invention will be obvious to those skilled in the art in view of the above disclosure and fall within the scope of the present invention.
Claims
What is claimed is:
1. A semiconductor package, comprising:
a semiconductor die;
a substrate comprising:
bottom-side terminals on a bottom side of the substrate;
a conductive circuit pattern for connecting electrical connections of the semiconductor die to the bottom-side terminals, wherein the semiconductor die is on a top side of the substrate;
an encapsulation covering at least part of the semiconductor die; and
vias extending through at least the encapsulation and contacting the bottom-side terminals, the vias forming top-surface terminals at a top surface of the encapsulation, wherein the vias extend through the substrate to contact the top side of the bottom-side terminals.
2. The semiconductor package of claim 1 wherein the vias are not exposed at the bottom side of the substrate.
3. The semiconductor package of claim 1, wherein the conductive pattern connects the vias to the electrical connections of the semiconductor die.
4. The semiconductor package of claim 1, wherein the vias have a conical cross section.
5. A semiconductor package, comprising:
a semiconductor die;
a substrate comprising:
bottom-side terminals on a bottom side of the substrate;
a conductive circuit pattern for connecting electrical connections of the semiconductor die to the bottom-side terminals, wherein the semiconductor die is on a top side of the substrate;
an encapsulation covering at least part of the semiconductor die; and
vias extending through at least the encapsulation and directly contacting the bottom-side terminals, the vias forming top-surface terminals at a top surface of the of the encapsulation, wherein the top-surface terminals form a land grid array.
6. A semiconductor package, comprising:
a semiconductor die;
a substrate comprising:
bottom-side terminals on a bottom side of the substrate:
a conductive circuit pattern for connecting electrical connections of the semiconductor die to the bottom-side terminals, wherein the semiconductor die is on a top side of the substrate;
an encapsulation covering the entire semiconductor die; and
vias extending through at least the encapsulation and directly contacting the bottom-side terminals, the vias forming top-surface terminals at a top surface of the encapsulation.
7. A semiconductor package, comprising:
a semiconductor die comprising electrical connections;
bottom-side terminals coupled to the electrical connections of the semiconductor die;
an encapsulation covering the entire semiconductor die; and
vias extending through at least the encapsulation and directly contacting the bottom-side terminals, the vias forming top-surface terminals at a top surface of the encapsulation.
8. The semiconductor package of claim 7 further comprising a substrate, the substrate comprising the bottom-side terminals at a bottom side of the substrate.
9. The semiconductor package of claim 8 wherein the substrate further comprises a circuit pattern on a top side of the substrate.
10. The semiconductor package of claim 7 further comprising laser-ablated via holes extending through at least the encapsulation.
11. The semiconductor package of claim 10 wherein the vias comprise conductive material within the via holes.
12. The semiconductor package of claim 7 wherein the vias extend to a top side of the bottom-side terminals.
13. The semiconductor package of claim 7 further comprising wires coupled to the electrical connections of the semiconductor die.
14. A semiconductor package, comprising:
a semiconductor die on a substrate, the semiconductor die being electrically connected to a circuit pattern of the substrate, wherein the substrate has a plurality of bottom-side terminals on a bottom side;
an encapsulation covering the entire semiconductor die;
laser-ablated via holes through at least the encapsulation; and
top-surface terminals formed by conductor-filled vias within the laser-ablated via holes, wherein the vias extend through the encapsulation and the substrate to contact the top side of the bottom-side terminals.
15. The semiconductor package of claim 14, wherein the laser-ablated via holes are formed by a laser.
16. The semiconductor package of claim 14, wherein the vias provide electrical connections from the top-surface terminals to the bottom-side terminals.
17. The semiconductor package of claim 14 wherein the vias are not exposed at the bottom side of the substrate.
Patent Citations (184)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3868724(A) | 1975-02-01 | Perrino | Applicant |
| US3916434(A) | 1975-10-01 | Garboushian | Applicant |
| US4322778(A) | 1982-03-01 | Barbour et al. | Applicant |
| US4532419(A) | 1985-07-01 | Takeda | Applicant |
| US4642160(A) | 1987-02-01 | Burgess | Applicant |
| US4645552(A) | 1987-02-01 | Vitriol et al. | Applicant |
| US4685033(A) | 1987-08-01 | Inoue | Applicant |
| US4706167(A) | 1987-11-01 | Sullivan | Applicant |
| US4716049(A) | 1987-12-01 | Patraw | Applicant |
| US4786952(A) | 1988-11-01 | MacIver et al. | Applicant |
| US4806188(A) | 1989-02-01 | Rellick | Applicant |
| US4811082(A) | 1989-03-01 | Jacobs et al. | Applicant |
| US4897338(A) | 1990-01-01 | Spicciati et al. | Applicant |
| US4905124(A) | 1990-02-01 | Banjo et al. | Applicant |
| US4964212(A) | 1990-10-01 | Deroux-Dauphin et al. | Applicant |
| US4974120(A) | 1990-11-01 | Kodai et al. | Applicant |
| US4996391(A) | 1991-02-01 | Schmidt | Applicant |
| US5021047(A) | 1991-06-01 | Movern | Applicant |
| US5072075(A) | 1991-12-01 | Lee et al. | Applicant |
| US5072520(A) | 1991-12-01 | Nelson | Applicant |
| US5081520(A) | 1992-01-01 | Yoshii et al. | Applicant |
| US5091769(A) | 1992-02-01 | Eichelberger | Applicant |
| US5108553(A) | 1992-04-01 | Foster et al. | Applicant |
| US5110664(A) | 1992-05-01 | Nakanishi et al. | Applicant |
| US5191174(A) | 1993-03-01 | Chang et al. | Applicant |
| US5229550(A) | 1993-07-01 | Bindra et al. | Applicant |
| US5239448(A) | 1993-08-01 | Perkins et al. | Applicant |
| US5247429(A) | 1993-09-01 | Iwase et al. | Applicant |
| US5250843(A) | 1993-10-01 | Eichelberger | Applicant |
| US5278726(A) | 1994-01-01 | Bernardoni et al. | Applicant |
| US5283459(A) | 1994-02-01 | Hirano et al. | Applicant |
| US5353498(A) | 1994-10-01 | Fillion et al. | Applicant |
| US5371654(A) | 1994-12-01 | Beaman et al. | Applicant |
| US5379191(A) | 1995-01-01 | Carey et al. | Applicant |
| US5404044(A) | 1995-04-01 | Booth et al. | Applicant |
| US5463253(A) | 1995-10-01 | Waki et al. | Applicant |
| US5474957(A) | 1995-12-01 | Urushima | Applicant |
| US5474958(A) | 1995-12-01 | Djennas et al. | Applicant |
| US5497033(A) | 1996-03-01 | Fillion et al. | Applicant |
| US5508938(A) | 1996-04-01 | Wheeler | Applicant |
| US5530288(A) | 1996-06-01 | Stone | Applicant |
| US5531020(A) | 1996-07-01 | Durand et al. | Applicant |
| US5546654(A) | 1996-08-01 | Wojnarowski et al. | Applicant |
| US5574309(A) | 1996-11-01 | Papapietro et al. | Applicant |
| US5581498(A) | 1996-12-01 | Ludwig et al. | Applicant |
| US5582858(A) | 1996-12-01 | Adamopoulos et al. | Applicant |
| US5616422(A) | 1997-04-01 | Ballard et al. | Applicant |
| US5637832(A) | 1997-06-01 | Danner | Applicant |
| US5674785(A) | 1997-10-01 | Akram et al. | Applicant |
| US5719749(A) | 1998-02-01 | Stopperan | Applicant |
| US5726493(A) | 1998-03-01 | Yamashita et al. | Applicant |
| US5739581(A) | 1998-04-01 | Chillara | Applicant |
| US5739585(A) | 1998-04-01 | Akram et al. | Applicant |
| US5739588(A) | 1998-04-01 | Ishida et al. | Applicant |
| US5742479(A) | 1998-04-01 | Asakura | Applicant |
| US5774340(A) | 1998-06-01 | Chang et al. | Applicant |
| US5784259(A) | 1998-07-01 | Asakura | Applicant |
| US5798014(A) | 1998-08-01 | Weber | Applicant |
| US5822190(A) | 1998-10-01 | Iwasaki | Applicant |
| US5826330(A) | 1998-10-01 | Isoda et al. | Applicant |
| US5835355(A) | 1998-11-01 | Dordi | Applicant |
| US5847453(A) | 1998-12-01 | Uematsu et al. | Applicant |
| US5883425(A) | 1999-03-01 | Kobayashi | Applicant |
| US5894108(A) | 1999-04-01 | Mostafazadeh et al. | Applicant |
| US5898219(A) | 1999-04-01 | Barrow | Applicant |
| US5903052(A) | 1999-05-01 | Chen et al. | Applicant |
| US5907477(A) | 1999-05-01 | Tuttle et al. | Applicant |
| US5936843(A) | 1999-08-01 | Ohshima et al. | Applicant |
| US5952611(A) | 1999-09-01 | Eng et al. | Applicant |
| US6004619(A) | 1999-12-01 | Dippon et al. | Applicant |
| US6013948(A) | 2000-01-01 | Akram et al. | Applicant |
| US6021564(A) | 2000-02-01 | Hanson | Applicant |
| US6028364(A) | 2000-02-01 | Ogino et al. | Applicant |
| US6034427(A) | 2000-03-01 | Lan et al. | Applicant |
| US6035527(A) | 2000-03-01 | Tamm | Applicant |
| US6040622(A) | 2000-03-01 | Wallace | Applicant |
| US6060778(A) | 2000-05-01 | Jeong et al. | Applicant |
| US6069407(A) | 2000-05-01 | Hamzehdoost | Applicant |
| US6072243(A) | 2000-06-01 | Nakanishi | Applicant |
| US6081036(A) | 2000-06-01 | Hirano et al. | Applicant |
| US6119338(A) | 2000-09-01 | Wang et al. | Applicant |
| US6122171(A) | 2000-09-01 | Akram et al. | Applicant |
| US6127833(A) | 2000-10-01 | Wu et al. | Applicant |
| US6160705(A) | 2000-12-01 | Stearns et al. | Applicant |
| US6172419(B1) | 2001-01-01 | Kinsman | Applicant |
| US6175087(B1) | 2001-01-01 | Keesler et al. | Applicant |
| US6184463(B1) | 2001-02-01 | Panchou et al. | Applicant |
| US6194250(B1) | 2001-02-01 | Melton et al. | Applicant |
| US6204453(B1) | 2001-03-01 | Fallon et al. | Applicant |
| US6214641(B1) | 2001-04-01 | Akram | Applicant |
| US6235554(B1) | 2001-05-01 | Akram et al. | Applicant |
| US6239485(B1) | 2001-05-01 | Peters et al. | Applicant |
| USD445096(S) | 2001-07-01 | Wallace | Applicant |
| USD446525(S) | 2001-08-01 | Okamoto et al. | Applicant |
| US6274821(B1) | 2001-08-01 | Echigo et al. | Applicant |
| US6280641(B1) | 2001-08-01 | Gaku et al. | Applicant |
| US6316285(B1) | 2001-11-01 | Jiang et al. | Applicant |
| US6351031(B1) | 2002-02-01 | Iijima et al. | Applicant |
| US6353999(B1) | 2002-03-01 | Cheng | Applicant |
| US6365975(B1) | 2002-04-01 | DiStefano et al. | Applicant |
| US6376906(B1) | 2002-04-01 | Asai et al. | Applicant |
| US6392160(B1) | 2002-05-01 | Andry et al. | Applicant |
| US6395578(B1) | 2002-05-01 | Shin et al. | Applicant |
| US6405431(B1) | 2002-06-01 | Shin et al. | Applicant |
| US6406942(B2) | 2002-06-01 | Honda | Applicant |
| US6407341(B1) | 2002-06-01 | Anstrom et al. | Applicant |
| US6407930(B1) | 2002-06-01 | Hsu | Applicant |
| US6448510(B1) | 2002-09-01 | Neftin et al. | Applicant |
| US6451509(B2) | 2002-09-01 | Keesler et al. | Applicant |
| US6479762(B2) | 2002-11-01 | Kusaka | Applicant |
| US6489676(B2) | 2002-12-01 | Taniguchi et al. | Applicant |
| US6497943(B1) | 2002-12-01 | Jimarez et al. | Applicant |
| US6517995(B1) | 2003-02-01 | Jacobson et al. | Applicant |
| US6534391(B1) | 2003-03-01 | Huemoeller et al. | Applicant |
| US6544638(B2) | 2003-04-01 | Fischer et al. | Applicant |
| US6586682(B2) | 2003-07-01 | Strandberg | Applicant |
| US6608757(B1) | 2003-08-01 | Bhatt et al. | Applicant |
| US6660559(B1) | 2003-12-01 | Huemoeller et al. | Applicant |
| US6715204(B1) | 2004-04-01 | Tsukada et al. | Applicant |
| US6727645(B2) | 2004-04-01 | Tsujimura et al. | Applicant |
| US6730857(B2) | 2004-05-01 | Konrad et al. | Applicant |
| US6734542(B2) | 2004-05-01 | Nakatani et al. | Applicant |
| US6740964(B2) | 2004-05-01 | Sasaki | Examiner |
| US6753612(B2) | 2004-06-01 | Adae-Amoakoh et al. | Applicant |
| US6774748(B1) | 2004-08-01 | Ito et al. | Applicant |
| US6787443(B1) | 2004-09-01 | Boggs et al. | Applicant |
| US6803528(B1) | 2004-10-01 | Koyanagi | Applicant |
| US6815709(B2) | 2004-11-01 | Clothier et al. | Applicant |
| US6815739(B2) | 2004-11-01 | Huff et al. | Applicant |
| US6838776(B2) | 2005-01-01 | Leal et al. | Applicant |
| US6888240(B2) | 2005-05-01 | Towle et al. | Applicant |
| US6919514(B2) | 2005-07-01 | Konrad et al. | Applicant |
| US6921968(B2) | 2005-07-01 | Chung | Applicant |
| US6921975(B2) | 2005-07-01 | Leal et al. | Applicant |
| US6931726(B2) | 2005-08-01 | Boyko et al. | Applicant |
| US6946325(B2) | 2005-09-01 | Yean et al. | Applicant |
| US6953995(B2) | 2005-10-01 | Farnworth et al. | Applicant |
| US6963141(B2) | 2005-11-01 | Lee et al. | Applicant |
| US7015075(B2) | 2006-03-01 | Fay et al. | Applicant |
| US7030469(B2) | 2006-04-01 | Mahadevan et al. | Applicant |
| US7081661(B2) | 2006-07-01 | Takehara et al. | Applicant |
| US7087514(B2) | 2006-08-01 | Shizuno | Applicant |
| US7125744(B2) | 2006-10-01 | Takehara et al. | Applicant |
| US7185426(B1) | 2007-03-01 | Hiner et al. | Applicant |
| US7189593(B2) | 2007-03-01 | Lee | Applicant |
| US7198980(B2) | 2007-04-01 | Jiang et al. | Applicant |
| US7242081(B1) | 2007-07-01 | Lee | Applicant |
| US7282394(B2) | 2007-10-01 | Cho et al. | Applicant |
| US7285855(B2) | 2007-10-01 | Foong | Applicant |
| US7345361(B2) | 2008-03-01 | Mallik et al. | Applicant |
| US7372151(B1) | 2008-05-01 | Fan et al. | Applicant |
| US7420809(B2) | 2008-09-01 | Lim et al. | Applicant |
| US7429786(B2) | 2008-09-01 | Karnezos et al. | Applicant |
| US7459202(B2) | 2008-12-01 | Magera et al. | Applicant |
| US7548430(B1) | 2009-06-01 | Huemoeller et al. | Applicant |
| US7550857(B1) | 2009-06-01 | Longo et al. | Applicant |
| US7633765(B1) | 2009-12-01 | Scanlan et al. | Applicant |
| US7671457(B1) | 2010-03-01 | Hiner et al. | Applicant |
| US2002/0017712(A1) | 2002-02-01 | Bessho et al. | Applicant |
| US2002/0061642(A1) | 2002-05-01 | Haji et al. | Applicant |
| US2002/0066952(A1) | 2002-06-01 | Taniguchi et al. | Applicant |
| US2002/0195697(A1) | 2002-12-01 | Mess et al. | Applicant |
| US2003/0025199(A1) | 2003-02-01 | Wu et al. | Applicant |
| US2003/0128096(A1) | 2003-07-01 | Mazzochette | Applicant |
| US2003/0134450(A1) | 2003-07-01 | Lee | Applicant |
| US2003/0141582(A1) | 2003-07-01 | Yang et al. | Applicant |
| US2003/0197284(A1) | 2003-10-01 | Khiang et al. | Applicant |
| US2004/0063246(A1) | 2004-04-01 | Karnezos | Applicant |
| US2004/0145044(A1) | 2004-07-01 | Sugaya et al. | Applicant |
| US2004/0159462(A1) | 2004-08-01 | Chung | Applicant |
| US2005/0046002(A1) | 2005-03-01 | Lee et al. | Applicant |
| US2005/0139985(A1) | 2005-06-01 | Takahashi | Applicant |
| US2005/0242425(A1) | 2005-11-01 | Leal et al. | Applicant |
| US2006/0008944(A1) | 2006-01-01 | Shizuno | Applicant |
| US2006/0270108(A1) | 2006-11-01 | Farnworth et al. | Applicant |
| US2007/0273049(A1) | 2007-11-01 | Khan et al. | Applicant |
| US2007/0281471(A1) | 2007-12-01 | Hurwitz et al. | Applicant |
| US2007/0290376(A1) | 2007-12-01 | Zhao et al. | Applicant |
| US2008/0230887(A1) | 2008-09-01 | Sun et al. | Applicant |
| JP5-109975 | 1993-04-01 | Applicant | |
| JP5-136323 | 1993-06-01 | Applicant | |
| JP7-017175 | 1995-01-01 | Applicant | |
| JP8-190615 | 1996-07-01 | Applicant | |
| JP10-334205 | 1998-12-01 | Applicant |
Non-Patent Literature (13)
- Scanlan et al., “Semiconductor Package Including a Top-Surface Metal Layer for Implementing Circuit Features”, U.S. Appl. No. 12/802,715, filed Jun. 10, 2010.Applicant
- IBM Technical Disclosure Bulletin, “Microstructure Solder Mask by Means of a Laser”, vol. 36, Issue 11, p. 589, Nov. 1, 1993. (NN9311589).Applicant
- Kim et al., “Application of Through Mold Via (TMV) as PoP base package”, 58th ECTC Proceedings, May 2008, Lake Buena Vista, FL, 6 pages, IEEE.Applicant
- SCANLAN, “Package-on-package (PoP) with Through-mold Vias”, Advanced Packaging, Jan. 2008, 3 pages, vol. 17, Issue 1, PennWell Corporation.Applicant
- Hiner et al., “Printed Wiring Motherboard Having Bonded Interconnect Redistribution Mesa”, U.S. Appl. No. 10/992,371, filed Nov. 18, 2004.Applicant
- Huemoeller et al., “Build Up Motherboard Fabrication Method and Structure”, U.S. Appl. No. 11/824,395, filed Jun. 29, 2007.Applicant
- Berry et al., “Thin Stacked Interposer Package”, U.S. Appl. No. 11/865,617, filed Oct. 1, 2007.Applicant
- Longo et al., “Stacked Redistribution Layer (RDL) Die Assembly Package”, U.S. Appl. No. 12/387,672, filed May 5, 2009.Applicant
- Huemoeller et al., “Buildup Dielectric Layer Having Metallization Pattern Semiconductor Package Fabrication Method”, U.S. Appl. No. 12/387,691, filed May 5, 2009.Applicant
- Miller Jr. et al., “Thermal Via Heat Spreader Package and Method”, U.S. Appl. No. 12/421,118, filed Apr. 9, 2009.Applicant
- Scanlan et al., “Semiconductor Package Including a Top-Surface Metal Layer for Implementing Circuit Features”, U.S. Appl. No. 12/589,839, filed Oct. 28, 2009.Applicant
- Hiner et al., “Semiconductor Package Including Top-Surface Terminals for Mounting Another Semiconductor Package”, U.S. Appl. No. 12/655,724, filed Jan. 5, 2010.Applicant
- SCANLAN, “Stacked Redistribution Layer (RDL) Die Assembly Package”, U.S. Appl. No. 12/294,493, filed Sep. 27, 2010.Applicant