US 7,879,738 B2Grant

Charge trapping dielectric structure for non-volatile memory

Issue Date:2011-02-01

•4 Claims

•6 Drawing Sheets

Abstract

An integrated circuit structure comprises a bottom dielectric layer on a substrate, a middle dielectric layer, and a top dielectric layer. The middle dielectric layer has a top surface and a bottom surface, and comprises a plurality of materials. Respective concentration profiles for at least two of the plurality of materials between the top and bottom surfaces are non-uniform and arranged to induce a variation in energy gap between the top and bottom surfaces. The variation in energy gap establishes an electric field between the top and bottom surfaces tending to oppose charge motion toward at least one of the top and bottom surfaces and prevent resultant charge leakage.

Metadata

Assignee

Macronix International Co., Ltd.

Inventor

Szu Yu Wang

Application Information

Application Number:US 11/466,079

Filing Date:2006-08-21

Priority Date:2004-11-29

Art Unit:2894

Classifications

IPC:

H01L21/469

Patent Drawings (6 sheets)

Description

Cross-Reference to Related Applications

[0001] This application is a division of U.S. patent application Ser. No. 10/998,445 filed on 29 Nov. 2004, now abandoned.

Background of the Invention

[0002] 1. Field of the Invention

[0003] The present invention relates to charge trapping dielectric structures and to non-volatile memory based on such structures.

[0004] 2. Description of Related Art

[0005] Electrically programmable and erasable non-volatile memory technologies based on charge storage structures known as EEPROM and flash memory are used in a variety of modern applications. A number of memory cell structures are used for EEPROM and flash memory. As the dimensions of integrated circuits shrink, greater interest is arising for memory cell structures based on charge trapping dielectric layers, because of the scalability and simplicity of the manufacturing processes. Memory cell structures based on charge trapping dielectric layers include structures known by the industry names NROM, SONOS, and PHINES, for example. These memory cell structures store data by trapping charge in a charge trapping dielectric layer, such as silicon nitride. As negative charge is trapped, the threshold voltage of the memory cell increases. The threshold voltage of the memory cell is reduced by removing negative charge from the charge trapping layer.

[0006] One problem associated with charge trapping structures used in non-volatile memory is data retention. For commercial products it is desirable for such devices to hold data for at least ten years without loss. However, leakage of trapped charge occurs in such devices due to defects in the materials which accumulate over long use, or which are inherent in the structures.

[0007] It is desirable to provide charge trapping structures for non-volatile memory with improved charge retention characteristics.

Summary of the Invention

[0008] The present invention provides an integrated circuit structure and a method for manufacturing an integrated circuit structure that comprises a bottom dielectric layer on a substrate, a middle dielectric layer, and a top dielectric layer. The middle dielectric layer has a top surface and a bottom surface, and comprises a plurality of materials. Respective concentration profiles for at least two of the plurality of materials between the top and bottom surfaces are non-uniform and arranged to induce a variation in energy gap between the top and bottom surfaces. The variation in energy gap establishes an electric field between the top and bottom surfaces tending to oppose charge motion toward at least one of the top and bottom surfaces and prevent resultant charge leakage. In embodiments of the structure, the bottom dielectric layer and the top dielectric layer are characterized by respective energy gaps at the interfaces with the top and bottom surfaces of the middle dielectric layer that are greater than a maximum energy gap in the middle dielectric layer, and in some embodiments greater than the energy gap levels in the middle dielectric layer at such interfaces. Various embodiments of the integrated circuit structure provide for a variation in energy gap which includes a minimum energy gap spaced away from the top and bottom surfaces, such as in a central region of the middle dielectric layer, and maximum energy gaps near to both of the top and bottom surfaces. Other embodiments provide for variation in energy gap which includes a minimum energy gap near the top surface of the middle dielectric layer and a maximum energy gap near the bottom surface, or vice versa. In some embodiments, the variation in energy gap is substantially monotonically increasing from one to the other of the top and bottom surfaces.

[0009] The integrated circuit structure is used for example in non-volatile charge storage flash memory devices, where the middle dielectric layer acts as the charge storage layer. In yet other embodiments, an integrated circuit structure is used as an interpoly dielectric layer in a floating gate memory cell. Thus, embodiments of the technology described include unique memory cells incorporating the top, middle and bottom dielectric layers described above.

[0010] Materials suitable for the middle dielectric layer include a combination of silicon, oxygen and nitrogen, like silicon oxynitride SiO_xN_y, where x and y are variable. The materials are arranged for example so that the concentration in a first half of the middle dielectric layer near the top dielectric layer of material tending to decrease the energy gap (like nitrogen in a silicon oxynitride) is greater than the concentration of such material in a second half of the middle dielectric layer near the bottom dielectric layer, and so that the material tending to increase the energy gap (like oxygen in a silicon oxynitride) has a concentration that is lower in the first half of the middle dielectric layer near the top dielectric layer, and higher in a second half of the middle dielectric layer near the bottom dielectric layer. For example, for an embodiment comprising a combination of silicon, oxygen and nitrogen, the concentration of oxygen decreases from the bottom surface of the middle dielectric layer to the top surface of the middle dielectric layer, and the concentration of nitrogen increases from the bottom surface of the middle dielectric layer to the top surface. This structure opposes charge movement toward the bottom surface of the middle dielectric layer. In yet another embodiment, the materials are arranged so that the maximum energy gap is near the top surface of the middle dielectric layer and the minimum energy gap is near the bottom surface, to oppose charge movement towards the top surface. The materials can also be arranged to oppose charge movement towards both the top and bottom surfaces, by establishing a minimum energy gap in a central region of the middle dielectric layer, with maximums near both the top and bottom surfaces.

[0011] Methods for manufacturing a middle dielectric layer for the structures described herein include depositing a sequence of thin films having varying concentrations of materials and/or varying combinations of materials using techniques like atomic layer deposition, chemical vapor deposition, and so on. In embodiments where the middle dielectric layer comprises silicon oxynitride, a method for manufacturing includes formation of a first film of silicon oxynitride with a nominal concentration of silicon, oxygen and nitrogen, followed by exposing the first film to nitrogen in a manner that causes incorporation of nitrogen into the structure near the top surface of the middle dielectric layer. The resulting structure can be annealed to smooth out the concentration profiles. In another embodiment, where the middle dielectric layer comprises silicon oxynitride, a method for manufacturing includes forming a first film of silicon oxynitride on the bottom dielectric, and forming a film of silicon nitride on the first film, followed by annealing the first and second films to smooth out the transition between the silicon oxynitride and the silicon nitride.

[0012] Other aspects and advantages of the present invention can be seen on review of the drawings, the detailed description and the claims, which follow.

Brief Description of the Drawings

[0013] FIG. 1 is a simplified diagram of an integrated circuit including a charge storage memory cell array, where the memory cells have a dielectric layer with an energy gap gradient to oppose charge leakage.

[0014] FIG. 2 is a simplified diagram of a charge trapping memory cell including a dielectric layer with an energy gap gradient to oppose charge leakage.

[0015] FIG. 3 is a simplified energy gap diagram for a prior art charge trapping dielectric structure.

[0016] FIG. 4 is a simplified energy gap diagram for a charge trapping dielectric structure, including a middle dielectric layer with an energy gap gradient to oppose charge leakage.

[0017] FIG. 5 is a simplified illustration for the purposes of describing a method for manufacturing a charge trapping dielectric structure, including a middle dielectric layer with an energy gap gradient to oppose charge leakage.

[0018] FIG. 6 is a simplified illustration for the purposes of describing another method for manufacturing a charge trapping dielectric structure, including a middle dielectric layer with an energy gap gradient to oppose charge leakage.

[0019] FIG. 7 is a graph of concentration of materials from a bottom surface to a top surface of a middle dielectric layer in a charge trapping dielectric structure for a simplified embodiment.

[0020] FIG. 8 is a simplified energy gap diagram for a charge trapping dielectric structure, including a middle dielectric layer with an energy gap minimum in a central region, and energy gap maximums near both the top and bottom surfaces, to oppose charge leakage.

[0021] FIG. 9 is a simplified diagram of a floating gate memory cell including a dielectric layer with an energy gap gradient to oppose charge leakage.

Detailed Description

[0022] A detailed description of embodiments of the present invention is provided with reference to the FIGS. 1-9.

[0023] FIG. 1 is a simplified block diagram of an integrated circuit including charge storage memory cells. The integrated circuit includes a memory array 100 implemented using charge trapping memory cells having a charge trapping dielectric structure with an energy gap gradient. An alternative includes a floating gate memory cell with an interpoly dielectric structure including a middle dielectric layer with an energy gap gradient. The energy gap gradient establishes a weak electric field at equilibrium, opposing charge leakage, and improves charge retention and durability of the memory device. A page/row decoder 101 is coupled to a plurality of word lines 102 arranged along rows in the memory array 100. A column decoder 103 is coupled to a plurality of bit lines 104 arranged along columns in the memory array 100. Addresses are supplied on bus 105 to column decoder 103 and page/row decoder 101. Sense amplifiers and data-in structures in block 106 are coupled to the column decoder 103 via data bus 107. Data is supplied via the data-in line 11 from input/output ports on the integrated circuit to the data-in structures in block 106. Data is supplied via the data-out line 112 from the sense amplifiers in block 106 to input/output ports on the integrated circuit.

[0024] Resources for controlling the reading, programming and erasing of memory cells in the array 100 are included on the chip. These resources include read/erase/program supply voltage sources represented by block 108, and the state machine 109, which are coupled to the array 100, the decoders 101, 103 and other circuitry on the integrated circuit, which participates in operation of the device.

[0025] The supply voltage sources (block 108) are implemented in various embodiments using charge pumps, voltage regulators, voltage dividers and the like as known in the art, for supplying various voltage levels, including negative voltages, used in the read, erase and program operations.

[0026] The state machine 109 supports read, erase and program operations. The state machine 109 can be implemented using special-purpose logic circuitry as known in the art. In alternative embodiments, the controller comprises a general-purpose processor, which may be implemented on the same integrated circuit, which executes a computer program to control the operations of the device. In yet other embodiments, a combination of special-purpose logic circuitry and a general-purpose processor may be utilized for implementation of the state machine.

[0027] FIG. 2 is a simplified diagram of a charge trapping memory cell having a charge trapping dielectric layer with an energy gap gradient suitable for use in an integrated circuit as shown in FIG. 1. The memory cell is implemented in a semiconductor substrate 200. The cell includes a source/drain 201 and a drain/source 202 formed by respective diffusion regions, separated by a channel in the substrate 200. A gate 203 overlies the channel. Channel lengths in representative embodiments can be 0.25 microns and less, as minimum feature sizes scale downward in integrated circuit manufacturing. A charge storage element comprising middle dielectric layer 211 is isolated by a bottom dielectric layer 210 comprising an insulator such as silicon dioxide or silicon oxynitride between a region in the substrate 200 including the channel of the memory cell, and the middle dielectric layer 211, and by a top dielectric layer 212 between the gate 203 and the middle dielectric layer 211. The top and bottom dielectric layers typically have a thickness in the range of 30 to above 120 Angstroms depending on the operating arrangement selected, although other dielectric dimensions are applied for some memory cell embodiments.

[0028] The middle dielectric layer 211 in this example comprises a combination of materials including silicon, nitrogen and oxygen which make up a silicon oxynitride structure in which the concentrations of nitrogen and oxygen vary across the thickness of the element between the top and bottom dielectrics 210 and 212. In other embodiments, other charge trapping compositions, such as Al₂O₃, HfO_x, ZrO_x, or other metal oxides can be used to form memory cells with variations in concentrations of materials which create an energy gap gradient. The charge trapping layer can be continuous across the length of the channel as shown, or can consist of multiple isolated pockets of charge trapping material. Negative charge symbolized by charge traps 205, 215 is trapped in the charge trapping layer, in response to hot electron injection, Fowler-Nordheim tunneling, and/or direct tunneling in various program procedures.

[0029] Materials used for the dielectric layers 210, 211 and 212 may be formed using standard thermal silicon dioxide growth processes, in situ steam generation ISSG processes, along with or followed by nitridation by exposure to NO or N₂O, by chemical vapor deposition CVD, by plasma enhanced chemical vapor deposition PECVD, by tetraethoxysilane TEOS CVD, by high-density plasma chemical vapor deposition HPCVD, and other processes. Also, the materials can be formed by applying sputtering, pulsed vapor deposition PVD, jet vapor deposition JVD, and atomic layer deposition ALD. For background information about various possible deposition technologies, see, Rossnagel, S. M.; et al.; “From PVD to CVD to ALD for interconnects and related applications,” Interconnect Technology Conference, 2001. Proceedings of the IEEE 2001 International, 4-6 Jun. 2001 Page(s): 3-5; Jelinek, M.; et al.; “Hybrid PLD technique for nitrogen rich CN, layers,” Lasers and Electro-Optics Europe, 2000, Conference Digest 2000, Conference on 10-15 Sep. 2000. Page 1; and Wang, X, W.; et al.; “Ultra-thin silicon nitride films on Si by jet vapor deposition,” VLSI Technology, Systems, and Applications, 1995. Proceedings of Technical Papers., 1995 International Symposium on, 31 May-2 Jun. 1995, Page(s): 49-52.

[0030] FIG. 3 is a simplified energy level diagram for an equilibrium state of a prior art charge storage structure which includes a top layer comprising silicon dioxide (top oxide) and a bottom layer comprising silicon dioxide (bottom oxide). The charge storage layer in the illustrated example is silicon nitride or silicon oxynitride having an essentially uniform composition across the width of the layer. Thus, the conduction band 300 and the valence band 301 for the top oxide are separated by about 9 eV. Likewise, the conduction band 302 and the valence band 303 for the bottom oxide are separated by about 9 eV. The charge storage layer is designed so that its energy gap between the valence and conduction bands is less than that for the top oxide, and so that its energy gap between the valence and conduction bands is less than that for the bottom oxide. For an embodiment in which the charge storage layer comprises pure silicon nitride, the energy gap will be about 5.3 electron volt eV (conduction band 304 and valence band 305). The energy level for the conduction band 304 for SiN is about 1 eV lower than that for pure silicon dioxide, as is used in the top oxide and bottom oxide in this example. The energy level for the valence band 305 for SiN is about 2.7 eV lower (holes have opposite polarity) than that for pure silicon dioxide, as is used in the top oxide and bottom oxide in this example. For embodiments in which the charge storage layer comprises silicon oxynitride SiO_xN_y, the energy gap varies with the concentrations of oxygen and nitrogen between a level less than the energy gap of pure silicon dioxide (9 eV) and a level greater than the energy gap of pure silicon nitride (5.3 eV). Thus, a silicon oxynitride charge trapping layer will have a conduction band 306 and a valance band 307, separated by an energy gap of for one example, 7 eV. One mechanism for charge loss involves electrons (e−) that are excited from traps to the conduction band 306, and move along the flat energy level (arrow 308) of the conduction band to the interface with the bottom oxide, where they are able to jump (arrow 309) to the higher level conduction band of the bottom oxide, and conduct to the substrate. Another mechanism for charge loss involves holes (h+) that are excited from traps to the valence band 307, and move along the flat energy level (arrow 310) of the valence band to the interface with the bottom oxide, where they are able to jump (arrow 311) to the lower level conduction band of the bottom oxide, and conduct to the substrate.

[0031] FIG. 4 is a simplified energy level diagram for an equilibrium state of a charge storage structure having an energy gap gradient. Although other dielectrics can be utilized, the structure in the illustrated embodiment includes a top layer comprising silicon dioxide (top oxide) and a bottom layer comprising silicon dioxide (bottom oxide). The charge storage layer in the illustrated embodiment comprises silicon oxynitride having a varying concentrations of oxygen and nitrogen across the width of the layer. Thus, the conduction band 400 and the valence band 401 for the top oxide are separated by about 9 eV. Also, the conduction band 402 in the valence band 403 for the bottom oxide are separated by about 9 eV. The conduction band 404 and the valence band 405 in the charge storage layer are sloped, having an energy gap near the interface 406 with top oxide that is about 5.3 eV, or higher depending on the concentrations of materials at the interface, and having an energy gap near the interface 407 with the bottom oxide that is less than about 9 eV. Electrons (e−) that are excited to the conduction band 404 have to conduct (arrow 410) against the weak electric field that the gradient in energy gap creates before reaching the interface 407 with the bottom oxide, and are therefore less likely to escape. Likewise, holes (h+) which are excited to the valence band 405 have to conduct (arrow 411) against the weak electric field that the gradient in the energy gap creates before reaching the interface 407 with the bottom oxide. Thus, both electrons and holes are less likely to contribute to leakage current represented by dotted arrows 412 and 413, by this mechanism.

[0032] FIG. 5 illustrates one representative structure for implementing a charge storage memory cell with a charge storage layer with a gradient in energy gap. A memory cell including the charge storage layer comprises a source/drain region 501 and a drain/source region 502 which are separated by a channel region 500 in a semiconductor substrate. A charge storage structure comprises a first dielectric layer 503 (bottom dielectric), second dielectric layer including films 504 and 504a (charge storage layer), and a third dielectric layer 505 (top dielectric) under a gate 506. The first dielectric layer 503 is preferably a silicon dioxide layer, formed by thermal oxidation. Other embodiments include a nitrided silicon dioxide, or a silicon oxynitride material for the bottom dielectric. The film 504 is preferably a silicon oxynitride, formed by the deposition process so that the energy gap at the interface with the bottom dielectric is less than in the bottom dielectric. The film 504a having an increased concentration of nitrogen is formed using a nitridation treatment of the deposited silicon oxynitride material, such as a plasma nitridation process. Thermal treatment of the top surface of film 504 of the second dielectric layer in a nitrogen environment resulting in nitrogen incorporation can also be used to provide film 504a in a silicon oxynitride film 504. A thermal annealing process can be executed after the nitridation treatment to recover the plasma damage and make a more uniform slope in the distribution of materials in the charge storage layer. The thermal annealing temperature in range from 800° C. to 1100° C., with time range from 10 seconds to 120 seconds for rapid thermal process and 10 minutes to 1 hour for furnace thermal process are representative process parameters. The annealing ambient may include inert gas only or a combination of oxygen with the inert gas. The third dielectric is preferably a silicon dioxide layer, formed by thermal oxidation. Other embodiments include a nitrided silicon dioxide, or a silicon oxynitride material. The materials are chosen so that the energy gap in the charge storage layer (second dielectric) is less than that of the top oxide near the interface with the top oxide, and less than that of the bottom oxide near the interface with the bottom oxide. Also, the material concentrations vary through the charge storage layer to create a sloped conduction band, a sloped valance band, or both a sloped conduction band and a sloped valance band, which tends to establish a weak electric field opposing charge leakage. For example, the average concentration of nitrogen in the film 504a is greater than the average concentration of nitrogen film 504 of charge storage layer closest to the bottom oxide in the illustrated embodiment.

[0033] Another embodiment is shown in FIG. 6, which illustrates a structure for implementing a charge storage memory cell with a charge storage layer with a gradient in energy gap. A memory cell including the charge storage layer comprises a source/drain region 601 and a drain/source region 602 which are separated by a channel region 600 in a semiconductor substrate. A charge storage structure comprises a first dielectric layer 603 (bottom dielectric), a second dielectric layer 604 including films 604a and 604b (charge storage layer), and a third dielectric layer 605 (top dielectric) under a gate 606. The first dielectric layer 603 is preferably a silicon dioxide layer, formed by thermal oxidation. Other embodiments include a nitrided silicon dioxide, or a silicon oxynitride material for the bottom dielectric. The second dielectric layer 604 in this example comprises two films, 604a and 604b, that comprise different compounds. The second dielectric layer 604 comprises a deposited first film 604a of an oxynitride with band gap between 5.3 ev to 9 ev and a deposited second film 604b comprising a thin silicon nitride with band gap around 5.3 ev. Oxynitride film 604a in an alternative process is formed by a nitridation treatment on the surface of first dielectric 603, and the silicon nitride film 604b in an alternative process comprises one or more oxynitride films with different nitrogen and oxygen concentrations. In yet other embodiments, a plurality of films comprising silicon oxynitride with successively increasing concentrations of nitrogen as they are formed can be utilized. A thermal annealing process can be executed after the second dielectric formation to make a more uniform slope in the distributions of oxygen and nitrogen. The thermal annealing temperature preferably ranges from 800° C. to 1100° C., with a time range from 10 seconds to 120 seconds for rapid thermal process, and 10 minutes to 1 hour for furnace thermal process. The annealing ambient includes inert gas only or the addition of oxygen to the inert gas. The third dielectric layer 605 is preferably a silicon dioxide layer, formed by thermal oxidation. Other embodiments include a nitrided silicon dioxide, or a silicon oxynitride. The materials are chosen so that the energy gap in the charge storage layer (second dielectric) varies and is less than that of the top oxide at the interface with the top oxide, and less than that of the bottom oxide at the interface with the bottom oxide.

[0034] FIG. 7 illustrates heuristically the concentration profiles versus depth for oxygen on trace 700 and nitrogen on trace 701 for a charge storage structure such as that described above with respect to FIGS. 4-6, comprising silicon oxynitride. Although in an actual embodiment, the concentration profiles may not be so straight, and may not be monotonic, it is preferable that the concentration of nitrogen increase from a minimum near the bottom surface of the dielectric layer toward a maximum near the top surface, and that the concentration of oxygen decrease from a maximum near the bottom surface and a minimum near the top surface. It is recognized that there may be a buildup of nitrogen at the bottom interface depending on the method of manufacturing of the charge storage structure in the bottom of dielectric. However, the concentration distribution of nitrogen and oxygen can be controlled to overcome any effect of that build up, so that the effective structure has an energy gap gradient sufficient to oppose charge leakage at the bottom oxide interface.

[0035] FIG. 8 illustrates yet another embodiment of a memory cell, including a dielectric structure which is engineered to oppose charge leakage at both the interface 800 with the top dielectric and the interface 801 with the bottom dielectric. Thus, in the illustrated embodiment, the valence band 803 in the charge storage layer has a minimum energy gap at a point 804 near the middle of the layer, and respective maximum energy gaps on either side of the minimum energy gap, such as at or near the interface 800 with the top dielectric and at or near the interface 801 with the bottom dielectric. Likewise the conduction band 805 in the charge storage layer has a minimum energy gap at a point 806 near the middle of the layer, and respective maximum energy gaps on either side of the minimum energy gap, such as at or near the interface 800 with the top dielectric and at or near the interface 801 with the bottom dielectric. The structure can be implemented such that the respective maximum energy gaps are close to the same, or such that they are quite different, depending on the manufacturing techniques applied and the needs of the particular implementation. Such structure could be implemented for example by depositing a nitrogen rich silicon oxynitride film between two or more oxygen rich silicon oxynitride films to form the charge storage layer.

[0036] FIG. 9 is a simplified diagram of a floating gate memory cell having an interpoly dielectric layer comprising a dielectric stack on the floating gate structure, including a bottom dielectric layer 906, a middle dielectric 907, with an energy gap gradient, and a top dielectric layer 908, where the energy gap gradient establishes a weak electric field at equilibrium that tends to oppose charge leakage from the floating gate 904 to the control gate 909. The memory cell is implemented in a semiconductor substrate 900. The cell includes a source/drain 901 and a drain/source 902 formed by respective diffusion regions, separated by a channel in the substrate 900. A control gate 909 overlies the channel. A floating gate 904 is isolated by a tunnel dielectric layer 903 from the channel. The interpoly dielectric comprises a bottom dielectric layer 906 on the floating gate 904, a middle dielectric layer 907 and a top dielectric layer 908. The substrate on which the bottom dielectric layer 906 rests is the floating gate polysilicon in is this embodiment. The top and bottom dielectric layers 908 and 906 comprise materials such as silicon dioxide or silicon oxynitride.

[0037] The middle dielectric layer 907 in this example comprises a combination of materials including silicon, nitrogen and oxygen which make up a silicon oxynitride structure in which the concentrations of nitrogen and oxygen vary across the thickness of the element between the top and bottom dielectric layers 907 and 906. The materials are arranged to establish an energy gap gradient that opposes charge leakage at the interface between the top dielectric layer 908, and the control gate 909. Other combinations of materials can be utilized as well, as discussed above.

[0038] While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will readily occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims.

Claims

What is claimed is:

1. A method for manufacturing an integrated circuit structure including a substrate having a channel region at a surface of the substrate for a memory cell, comprising:

forming a bottom dielectric layer in contact with the channel region on the substrate;

forming a charge storage element consisting of a middle dielectric layer in contact with the bottom dielectric layer, the middle dielectric layer having a top surface and a bottom surface and comprising a plurality of materials with respective concentration profiles for at least two of the plurality of materials between the top and bottom surfaces that are non-uniform; and

forming a top dielectric layer in contact with the middle dielectric layer,

wherein the middle dielectric layer comprises silicon oxynitride, and wherein the concentration of oxygen is higher in a region near the interface with the bottom dielectric than near the interface with the top dielectric, and the concentration of nitrogen is higher in a region near the interface with the top dielectric than near the interface with the bottom dielectric, and

wherein an energy gap of the middle dielectric layer decreases from (i) maximum energy gaps near the top and bottom surfaces of the middle dielectric layer, toward (ii) a middle of the middle dielectric layer.

2. A method for manufacturing an integrated circuit structure including a substrate having a channel region at a surface of the substrate for a memory cell, comprising:

forming a bottom dielectric layer in contact with the channel region on the substrate;

forming a top dielectric layer in contact with the middle dielectric layer;

wherein the middle dielectric layer includes a first half near the top dielectric and a second half near the bottom dielectric, and wherein the concentration of a material tending to increase the energy gap is higher in one of the first and the second halves than in the other of the first and the second halves, and

3. A method for manufacturing an integrated circuit structure including a substrate having a channel region at a surface of the substrate for a memory cell, comprising:

forming a bottom dielectric layer in contact with the channel region on the substrate;

forming a top dielectric layer in contact with the middle dielectric layer;

wherein the middle dielectric layer includes a first half near the top dielectric and a second half near the bottom dielectric, and wherein the concentration of a material tending to decrease the energy gap is higher in one of the first and the second halves than in the other of the first and the second halves, and

4. A method for manufacturing an integrated circuit structure including a substrate having a channel region at a surface of the substrate for a memory cell, comprising:

forming a bottom dielectric layer in contact with the channel region on the substrate;

forming a top dielectric layer in contact with the middle dielectric layer;

wherein the middle dielectric layer comprises silicon oxynitride,

wherein the concentration of nitrogen is higher in a region near the interface with the bottom dielectric than near the interface with the top dielectric, and the concentration of oxygen is higher in a region near the interface with the top dielectric than near the interface with the bottom dielectric, and

wherein an energy gap of the middle dielectric layer decreases from (i) maximum energy gaps near the top and bottom surfaces of the middle dielectric laver, toward (ii) a middle of the middle dielectric layer.

Patent Citations (101)

Patent	Date	Inventor	Cited By
US4959812(A)	1990-09-01	Momodomi et al.	Applicant
US5270969(A)	1993-12-01	Iwahashi	Applicant
US5278439(A)	1994-01-01	Ma et al.	Applicant
US5355464(A)	1994-10-01	Fandrich et al.	Applicant
US5408115(A)	1995-04-01	Chang	Applicant
US5424569(A)	1995-06-01	Prall	Applicant
US5428568(A)	1995-06-01	Kobayashi et al.	Applicant
US5448517(A)	1995-09-01	Iwahashi	Applicant
US5483486(A)	1996-01-01	Javanifard et al.	Applicant
US5485422(A)	1996-01-01	Bauer et al.	Applicant
US5509134(A)	1996-04-01	Fandrich et al.	Applicant
US5515324(A)	1996-05-01	Tanaka	Applicant
US5566120(A)	1996-10-01	D'Souza	Applicant
US5602775(A)	1997-02-01	Vo	Applicant
US5602789(A)	1997-02-01	Endoh et al.	Applicant
US5644533(A)	1997-07-01	Lancaster et al.	Applicant
US5694356(A)	1997-12-01	Wong et al.	Applicant
US5745410(A)	1998-04-01	Yiu et al.	Applicant
US5768192(A)	1998-06-01	Eitan	Applicant
USRE35838(E)	1998-07-01	Momodomi et al.	Applicant
US5895949(A)	1999-04-01	Endoh et al.	Applicant
US5907183(A)	1999-05-01	Takeuchi	Examiner
US5966603(A)	1999-10-01	Eitan	Applicant
US6001694(A)	1999-12-01	Shih et al.	Examiner
US6011725(A)	2000-01-01	Eitan	Applicant
US6023423(A)	2000-02-01	Aritome	Applicant
US6034896(A)	2000-03-01	Ranaweera et al.	Applicant
US6067251(A)	2000-05-01	Hirano	Applicant
US6074917(A)	2000-06-01	Chang et al.	Applicant
US6075727(A)	2000-06-01	Morton et al.	Applicant
US6087229(A)	2000-07-01	Aronowitz et al.	Applicant
US6096603(A)	2000-08-01	Chang et al.	Applicant
US6172907(B1)	2001-01-01	Jenne	Applicant
US6194272(B1)	2001-02-01	Sung	Applicant
US6215148(B1)	2001-04-01	Eitan	Applicant
US6219276(B1)	2001-04-01	Parker	Applicant
US6297096(B1)	2001-10-01	Boaz	Applicant
US6320786(B1)	2001-11-01	Chang et al.	Applicant
US6363013(B1)	2002-03-01	Lu et al.	Applicant
US6396741(B1)	2002-05-01	Bloom et al.	Applicant
US6403975(B1)	2002-06-01	Brunner et al.	Applicant
US6436768(B1)	2002-08-01	Yang et al.	Applicant
US6445617(B1)	2002-09-01	Sakakibara	Applicant
US6458642(B1)	2002-10-01	Yeh et al.	Applicant
US6479862(B1)	2002-11-01	King et al.	Examiner
US6487114(B2)	2002-11-01	Jong et al.	Applicant
US6496417(B1)	2002-12-01	Shiau et al.	Applicant
US6512696(B1)	2003-01-01	Fan et al.	Applicant
US6538923(B1)	2003-03-01	Parker	Applicant
US6551948(B2)	2003-04-01	Ohmi et al.	Applicant
US6552386(B1)	2003-04-01	Wu	Applicant
US6556481(B1)	2003-04-01	Hsu et al.	Applicant
US6566699(B2)	2003-05-01	Eitan	Applicant
US6587903(B2)	2003-07-01	Roohparvar	Applicant
US6614070(B1)	2003-09-01	Hirose et al.	Applicant
US6614694(B1)	2003-09-01	Yeh et al.	Applicant
US6643181(B2)	2003-11-01	Sofer et al.	Applicant
US6643185(B1)	2003-11-01	Wang et al.	Applicant
US6646924(B1)	2003-11-01	Tsai et al.	Applicant
US6657894(B2)	2003-12-01	Yeh et al.	Applicant
US6670240(B2)	2003-12-01	Ogura et al.	Applicant
US6670671(B2)	2003-12-01	Sasago et al.	Applicant
US6683811(B2)	2004-01-01	Ishii et al.	Applicant
US6690601(B2)	2004-02-01	Yeh et al.	Applicant
US6714457(B1)	2004-03-01	Hsu et al.	Applicant
US6721204(B1)	2004-04-01	Yeh et al.	Applicant
US6727134(B1)	2004-04-01	Chen et al.	Applicant
US6730992(B2)	2004-05-01	Sakama et al.	Applicant
US6756646(B2)	2004-06-01	Buchanan et al.	Applicant
US6774462(B2)	2004-08-01	Tanaka et al.	Applicant
US6818558(B1)	2004-11-01	Rathor et al.	Applicant
US6829175(B2)	2004-12-01	Tsai et al.	Applicant
US6834012(B1)	2004-12-01	He et al.	Applicant
US6836435(B2)	2004-12-01	Li	Applicant
US6912163(B2)	2005-06-01	Zheng et al.	Applicant
US6937511(B2)	2005-08-01	Hsu et al.	Applicant
US2002/0167844(A1)	2002-11-01	Han et al.	Applicant
US2002/0179958(A1)	2002-12-01	Kim	Applicant
US2003/0003658(A1)	2003-01-01	Tseng et al.	Examiner
US2003/0017670(A1)	2003-01-01	Luoh et al.	Examiner
US2003/0036250(A1)	2003-02-01	Lin et al.	Applicant
US2003/0185055(A1)	2003-10-01	Yeh et al.	Applicant
US2004/0004245(A1)	2004-01-01	Forbes et al.	Examiner
US2004/0007748(A1)	2004-01-01	Sakama et al.	Applicant
US2004/0084714(A1)	2004-05-01	Ishii et al.	Applicant
US2004/0145024(A1)	2004-07-01	Chen et al.	Applicant
US2004/0188753(A1)	2004-09-01	Kawashima et al.	Examiner
US2005/0001258(A1)	2005-01-01	Forbes	Applicant
US2005/0067634(A1)	2005-03-01	Pinnow et al.	Examiner
US2005/0237801(A1)	2005-10-01	Shih	Applicant
US2005/0237809(A1)	2005-10-01	Shih et al.	Applicant
US2005/0237813(A1)	2005-10-01	Zous et al.	Applicant
US2005/0237815(A1)	2005-10-01	Lue et al.	Applicant
US2005/0237816(A1)	2005-10-01	Lue et al.	Applicant
US2005/0281085(A1)	2005-12-01	Wu	Applicant
US2006/0039219(A1)	2006-02-01	Sofer et al.	Applicant
US2006/0044934(A1)	2006-03-01	Wong et al.	Applicant
US2006/0050562(A1)	2006-03-01	Cernea et al.	Applicant
JP9162313(A)	1997-06-01		Applicant
JP11233653(A)	1999-08-01		Applicant
WO94/28551	1994-12-01		Applicant

Non-Patent Literature (42)

Yeh, C.C., et al., “Novel Operation Schemes to Improve Device Reliability in a Localized Trapping Storage SONOS-type Flash Memory,” 0-7803-7872, IEEE, 2003, pp. 7.5.1-7.5.4.Applicant
De Blauwe, Jan, “Nanocrystal Nonvolatile Memory Devices,” IEEE Transactions on Nanotechnology, vol. 1, No. 1, Mar. 2002. pp. 72-77.Applicant
Chung, Steve S. et al., “A Novel Leakage Current Separation Technique in a Direct Tunneling Regime,” IEEE International, Dec. 8-10, 2003, pp. 26.6.1-28.6.4.Applicant
Chung, Steve S., “Low Voltage/Power and High Speed Flash Memory Technology or High Performance and Reliability,” The 3rd WIMNTACT-Singapore, Oct. 15, 2003, pp. 1-48.Applicant
Janai, Meir, “Data Retention, Endurance and Acceleration Factors of NROM Devices,” IEEE 03CH37400. 41st Annual International Reliability Physics Symposium, Dallas, Texas, 2003. pp. 502-505.Applicant
Lee, Changhyun, et al. “A Novel Structure of SIO2/SIN/High κ Dielectrics, AL2O3 for SONOS Type Flash Memory,” Extended Abstracts of the 2002 International Conference on Solid State Devices and Materials, Nagoya, 2002, pp. 162-163.Applicant
Lee, Chang Hyun, “A Novel SONOS Structure of SiO2/SIN/Al2O3 with TaN Metal Gate for Multi-Giga Bit Flash Memories,” IEEE, 0-7803-7873-3/03, 2003.Applicant
Lee, Jae-Duk, et al., “Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation,” IEEE Electron Device Letters, vol. 23, No. 5, May 2002, pp. 264-266.Applicant
Liu, Zhizheng et al., “A New Programming Technique for Flash Memory Devices,” VLSI Technology, Systems and Applications, 1999, International Symposium on Jun. 8-10, 1999, pp. 195-198.Applicant
Lue, Hang-Ting et al., Application, “A Novel Soft Erase Method for 2bits/cell Nitride-Trapping Non-Volatile Memoey Devices with P-Poly Gate to achieve 10 MB/s Programming Throughput with Excellent Endurance and Retention, submitted for publication Jun. 24, 2004.”Applicant
Pan, James et al., “Measuring the Work Functions of PVD TaN, TaSin and TiSIN Films With a Schottky Diode CV Technique for Metal Gate CMOS Applications,” Materials Research Society Symp. Proc. vol. 745 2003, pp. N3.2.1-N3.2.6.Applicant
Shin, Yoocheol et al., “High Reliable SONOS-type NAND Flash memory Cell wityh AL2O3 for Top Oxide,” Non-Volatile Semiconductor Memory Workshop, 2003, pp. 58-59.Applicant
Sugizaki, T. et al., “Novel Multi-bit SONOS Type Flash Memory Using a High-κ Charge Trapping Layer,” VLSI Technology Digest of Technical Papers, 2003, pp. 27-28.Applicant
White, Marvin H. et al., “On the Go With Sonos,” IEEE 8755-3996/00, Jul. 2000.Applicant
Wrazian, Stephen J. et al. “Characterization of SONOS oxynitride nonvolatile semiconductor memory devices,” Solid State Electronics 47, 2003, pp. 885-891.Applicant
Bude, J.D., et al. “Secondary Electron Flash—a High Performance, Low Power Flash Technology for 0.35 •m and Below,” Electron Devices Meeting, 1997. Technical Digest., International , Dec. 7-10, 1997, 279-282.Applicant
Eitan, Boaz, et al. “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, 543-545.Applicant
Hirose, M., “Challenges for Future Semiconductor Development,” Microprocesses and Nanotechnology Conference, 2002. Digest of Papers. Microprocesses and Nanotechnology 2002. 2002 International, Nov. 6-8, 2002, p. 2-3, plus 24 pages from outline.Applicant
Huff, H.R. and Bevan, M., assemblers, “Questions at the International Workshop on Gate Insulators,” Ad Hoc Meeting on High-κ Gate Dielectrics at the Semiconductor Interface Specialists Conference, Nov. 30, 2001, 3 pages.Applicant
Tsai, W.J., et al., “Data Retention Behavior of a SONOS Type Two-Bit Storage Flash Memory Cell,” Electron Devices Meeting, 2001. IEDM Technical Digest. International , Dec. 2-5, 2001 pp. 32.6.1-32.6.4.Applicant
Wang, Tahui, et al., “Reliability Models of Data Retention and Read-Disturb in 2-bit Nitride Storage Flash Memory Cells,” Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , Dec. 8-10, 2003, pp. 7.4.1-7.4.4.Applicant
Yeh, C.C., et al., “PHINES: A Novel Low Power Program/Erase, Small Pitch, 2-Bit per Cell Flash Memory,” Electron Devices Meeting, 2002. IEDM '02. Digest. International , Dec. 8-11, 2002, pp. 931-934.Applicant
Chang, Kuo-Tung, et al., “A New SONOS Memory Using Source-Side Injection for Programming,” IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, 253-255.Applicant
Eitan, Boaz, “Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?” SSDM, Tokyo, Japan (1999), 3 pages.Applicant
Fujiwara, I., et al., “0.13 μm MONOS single transistor memory cell with separated source lines,” IEDM 1998, 995-998.Applicant
Kobayashi, T., et al., A Giga-Scale Assist-Gate (AG)-AND-Type Flash Memory Cell with 20-MB/s Programming Throughput for Content-Downloading Applications, IEDM 2001, 2.2.1-2.2.4.Applicant
Lusky, Eli et al., “Electron Discharge Model of Locally-Trapped Charge in Oxide-Nitride-Oxide (ONO) Gates for NROM Non-Volatile Semiconductor Memory Devices,” SSDM, Tokyo, Japan (Sep. 2001), 2 pages.Applicant
Lusky, Eli et al., “Spatial characterization of Channel hot electron injection Utilizing subthreshold slope of the localized charge storage NROM memory device,” Non-Volatile Semiconductor Memory Workshop, Monterey, CA (Aug. 2001) 2 pages.Applicant
Naruke, K., et al. “A new Flash-Erase EEPROM Cell with a Sidewall Select-Gate on its Source Side,” Nonvolatile Semiconductor Memories: Technologies, design and application, C. Hu. Ed., New York, IEEE Press, 1991, Ch. 5, pp. 183-186.Applicant
Sasago, Y, et al., “90-nm-node multi-level AG-AND type flash memory with cell size of true 2 F2/bit and programming throughput of 10 MB/s,” IEEE, 2003, 4 pages.Applicant
U.S. Appl. No. 11/118,839, filed Apr. 29, 2005, “Inversion Bit Line, Charge Trapping Non-Volatile Memory and Method of Operating Same,” 34 pages.Applicant
U.S. Appl. No. 11/085,444, filed Mar. 21, 2005, entitled “Method for Manufacturing a Multiple-Gate Charge Trapping Non-Volatile Memory,” 71 pages.Applicant
U.S. Appl. No. 10/855,286, filed May 26, 2004, entitled “NAND-Type Non-volatile Memory Cell and Method for Operating Same,” 15 pages.Applicant
U.S. Appl. No. 11/085,458, filed Mar. 21, 2005, entitled “Charge Trapping Non-Volatile Memory and Method for Gate-by-Gate Erase for Same,” 73 pages.Applicant
U.S. Appl. No. 11/085,325, filed Mar. 21, 2005, entitled “Memory Array Including Multiple-Gate Charge Trapping Non-Volatile Cells,” 74 pages.Applicant
U.S. Appl. No. 11/085,326, filed Mar. 21, 2005, entitled “Charge Trapping Non-Volatile Memory With Two Trapping Locations Per Gate, and Method for Operating Same,” 73 pages.Applicant
U.S. Appl. No. 11/085,300, filed Mar. 21, 2005, entitled “Charge Trapping Non-Volatile Memory and Method for Operating Same,” 73 pages.Applicant
Shih et al. “A Novel 2bit/cell Nitride Storage Flash Memory with Greater Than 1M P/E-cycle Endurance” IEEE 2004, pp. 36.3.1-36.3.4.Applicant
Cho et al. “Simultaneous Hot-Hole Injection at Drain and Source for Efficient Erase and Excellent Endurance in SONOS Flash EEPROM Cells” IEEE Electron Device Letters, vol. 24, No. 4, Apr. 2003, pp. 260-262.Applicant
U.S. Appl. No. 10/289,866, filed Nov. 6, 2002, “Erasing Method for Non-Volatile Memory,” 24 pp.Applicant
Taiwan patent Application No. 91120417, 2002.Applicant
Lahiri, S. K., “MNOS/Floating-Gate Charge Coupled Devices for High Density EEPROMS: A New Concept”, Physics of Semiconductor Devices,Dec. 1997, pp. 951-956, vol. 3316, No. 2.Applicant

Abstract