TFT, electronic device having the TFT, and flat display device having the TFT

[0001] This application claims the priority of Korean Patent Application No. 10-2004-0056820, filed on Jul. 21, 2004, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference in its entirety herein.

[0002] 1. Field of the Invention

[0003] The present invention relates to a thin film transistor (TFT) and an electronic flat display device having the same, and, in particular, a thin film transistor and an electronic display device including nano particles in at least a channel.

[0004] 2. Description of the Related Art

[0005] Organic electroluminescent display (OELD) devices can be classified as either passive matrix (PM), which uses a manual driving method, or active matrix (AM), which uses an active driving method.

[0006] In a PM OELD device, pixels are formed by anode electrodes and cathode electrodes arranged in columns and rows, respectively, whereby scanning signals are supplied to the cathodes from a row driving circuit. Only one row at a time, however, is selected from the plurality of cathode rows. Data signals are subsequently applied to the anodes from a column driving circuit to display an image.

[0007] In contrast, an AM OELD device controls individual pixels with control signals using a thin film transistor (TFT) and is widely used for displaying moving images since it is more suitable for processing a large number of signals.

[0008] A TFT of an AM flat display device includes a source region, a drain region, a semiconductor active layer having a channel region between the source and drain regions, a gate electrode insulated from the channel region, and source and drain electrodes.

[0009] The semiconductor active layer is conventionally formed of amorphous silicon or polysilicon. However, polysilicon has been more prevalent because amorphous silicon has poor electrical characteristics and low electrical reliability. The current mobility value of polysilicon can be as high as the hundreds of cm²/Vs, and polysilicon has good electrical characteristics, such as a low leakage current and high reliability.

[0010] However, a polysilicon is formed when crystallizing amorphous silicon by means of a crystallizing process that uses high temperatures exceeding 300° C.

[0011] Recently, flat display devices have become flexible so that they can be bent a certain amount when a predetermined tension is applied to secure a sufficient viewing angle. Thus, these flexible flat display devices have been used in portable products such as, for example, arm bands, purses, and notebook computers.

[0012] Nevertheless, it is difficult to obtain a flexible flat display device when using crystallized polysilicon TFTs formed by a method similar to the one described above. As a result, to form a flexible product, most of the display components, including the substrate, should be formed of a flexible material such as acryl, polyimide, polycarbonate, polyester, mylar, or plastic. But these materials, however, do not have high heat resistance.

[0013] Accordingly, for manufacturing polysilicon TFTs to be employed in a flexible flat display device, it is necessary to find a TFT structure that can be formed below a temperature at which the plastic can be processed.

[0014] A method for fabricating a TFT for use in a flexible product that includes a channel formed with a nano structure is described in Japanese Published Application 2004-048062.

[0015] The present invention provides an improved TFT and a flat display device having such an improved TFT. The structure of the TFT facilitates the simultaneous formation of many different types of TFTs.

[0016] The present invention discloses a TFT, including: an active layer having at least two nano particle layers, each of which include at least one nano particle type; an insulating layer interposed between two nano particle layers; a gate electrode insulated from the active layer; and source and drain electrodes formed in respective channels. The source and drain electrodes contact one of the nano particle layers of the active layer.

[0017] The present invention also discloses an electronic device including two different kinds of TFTs electrically connected to each other. Each of the TFTs include: an active layer including at least two nano particle layers, each layer having at least one nano particle; an insulating layer interposed between two active layers disposed in the TFTs; a gate electrode insulated from the active layer; and source and drain electrodes contacting one nano particle layer of the active layer.

[0018] The present invention provides a flat display device including: a substrate; and an emissive region having a plurality of pixels disposed on the substrate, each pixel including a plurality of selection driving circuits. Each of the selection driving circuit includes at least one TFT comprising: an active layer including at least two nano particle layers that each include at least one nano particle type; an insulating layer interposed between two nano particle layers; a gate electrode insulated from the active layer; and source and drain electrodes contacting one of the nano particle layers of the active layer.

[0019] The present invention further provides a flat display device including: a substrate; and an emissive region having a plurality of pixels disposed on the substrate, each pixel comprising a plurality of selection driving circuits. Each of the selection driving circuits includes at least two different kinds of TFTs, each of which includes: an active layer including a nano particle layer that includes at least one type of nano particle; a gate electrode insulated from the active layer; and source and drain electrodes contacting the nano particle layer of the active layer, wherein an insulating layer is interposed between the active layers of the TFTs of each of the selection driving circuits.

[0033] The present invention will now be described more fully with reference to the accompanying drawings in which embodiments of the invention are shown.

[0034] In the drawings, the thickness of layers and regions are exaggerated for clarity. It will be understood that when an element such as a layer, film, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. Like numbers refer to like elements throughout the specification.

[0035] Referring to FIG. 1, the TFT is formed on a substrate 10. Substrate 10 may be formed from acryl, polyimide, polycarbonate, polyester, mylar, or plastic, but it is not limited to these materials and can be formed, for example, from a glass material. If necessary, a buffer layer for preventing the diffusion of dopant ions and a barrier layer for preventing the penetration of moisture or air may also be formed on substrate 10.

[0036] The TFT includes an active layer 11, a gate electrode 14 insulated from the active layer 11, and source and drain electrodes 16 contacting active layer 11.

[0037] Active layer 11 may be formed in a predetermined pattern on substrate 10 and then a gate insulating film 13 covering active layer 11 can be formed. Gate electrode 14 may be formed on gate insulating film 13 and then an interlayer insulating layer 15 covering gate electrode 14 can be formed. A contact hole 17 may then be formed in gate insulating film 13 and interlayer insulating layer 15. Source and drain electrodes 16 can be formed on interlayer insulating layer 15 and connected to the active layer 11. This TFT structure is not limited to the structure described above, and a variety of TFT structures can be implemented in the present invention.

[0038] As shown in FIG. 2, active layer 11 can include at least two nano particle layers 11a and 11b, each of which includes at least one nano particle 12, and an insulating layer 11c interposed between nano particle layers 11a and 11b. Here, first and second nano particle layers 11a and 11b each have a plurality of nano particles 12 arranged in parallel. Other nano particle layers, however, may also be included.

[0039] Nano particles 12 may be formed of: a IIB-VIA group compound that includes CdS, CdSe, and CdTe; a IIIA-VA group compound that includes GaAs; a IVA group element or compound that includes Si; or a metal or compound from a group that includes Ni, Co, Fe, Pt, Au, and Ag. The nano particles 12 are not limited to the compounds and elements listed above, and can be formed of a variety of suitable materials.

[0040] Nano particles 12 can be formed using either physical or chemical method before the TFT is formed. Some examples of methods of forming nano particles 12 will now be described.

[0041] In a chemical method, nano particles 12 may include a core formed of one of the nano particle compounds listed above. The nano particles 12 may further include one of these compounds coated on the core.

[0042] For example, the first step for forming a CdSeZnS nano particle is preparing a CdSe nano crystal. It is known that the size of this nano particle is approximately 23-55 Å and the standard deviation of size distribution among the particles is approximately 5-10%. This CdSe nano particle may be formed through a colloidal growth process at a high temperature and may be accompanied by a precipitation process for regulating particle size. In the colloidal growth process, homogenous nuclei are instantly generated by rapidly injecting organic metal precursors into a high temperature solvent. The organic metal precursor used as a Cd source includes a Cd compound, such as CdMe₂. An organic compound used as a Se source may be a trialkylphospnine selenide, such as (TMS)₂Se, TOPSe, or TBPSe. Next, the CdSe particles are coated with a solution containing Zn and S precursors in a solvent, such as TOP, at an appropriate temperature. The Zn and S precursors can be diethylzinc and hexamethyldisilaztine, respectively.

[0043] The physical method used to form nano particles 12 may be vacuum synthesis, gas-phase synthesis, condensed phase synthesis, high speed deposition by an ionized cluster beam, consolidation, milling, mixalloy processing, a deposition method, or a Sol-Gel method, as well as any other suitable physical method.

[0044] Nano particle 12 may be a P-type or an N-type semiconductor and can be formed in a variety of shapes, such as a nano wire, a nano ribbon, a nano rod, and a nano tube including a single wall layer or a plurality of wall layers.

[0045] Detailed examples of methods of forming the nano particles 12 will now be described.

[0046] A P-type Si nano wire having a thickness of 20-40 nm can be synthesized by thermal deposition of SiH₄ and B₂H₆ in a reactor using a commercially available mono dispersed gold colloid particle (British Biocell International Ltd). The reaction temperature is 420-480° C. and the reactor includes an 8-inch tube furnace in which the particle growth can be computer controlled. The reaction takes about 40 minutes when the total pressure is approximately 30 torr and the partial pressure of silane is approximately 2 torr. The ratio of SiH₄ to B₂H₆ is maintained at 6400:1 in consideration of a doping level. The doping concentration of nano wire can be approximately 4×10E+17 cm⁻³. The higher the doping level, the lower the contact resistance, even though a high temperature annealing process is not used.

[0047] An N-type Si nano wire is synthesized using a laser-assisted catalytic growth (LCG) technique. In brief, a method of ablating a gold target using an Nd:YAG laser (532 nm; 8 ns pulse width, 300 mJ/pulse, 10 Hz) is performed. The generated gold nanocluster catalytic particles are grown into Si nano wires by reacting with SiH₄ gas in a reactor. When doping the N-type Si nano wire, the dopant is generated by placing a Au—P target (99.5:0.5 wt %, Alfa Aesar) and an additional red phosphorus (99% Alfa Aesar) at an inlet of the reactor.

[0048] An N-type GaN nano wire may be synthesized by forming an ammonia gas (99.99%, Matheson), a Ga metal (99.9999%, Alfa Aesar), and Mg₃N₂ (99.6%, Alfa Aesar) to a metal-catalyzed chemical vapor deposition (CVD) target using N, Ga, and Mg, respectively. A substrate can be formed of c-plane sapphire. The MgN₂(s) thermally decomposes according to MgN₂(s)→3Mg(g)+N2(g), and generates an Mg dopant that is placed upstream from a Ga source. The nano wire is formed at a temperature of 950° C., and nickel is used as a catalyst. The resulting Ga nano wires have a length distribution of approximately 10-40 μm.

[0049] An N-type CdS nano ribbon is synthesized by a vacuum capour transport method. A small amount of CdS powder, approximately 100 mg, is placed on an end of the vacuum capour transport, which is then sealed. While heating one end of the vacuum capour transport to maintain the CdS powder at a temperature of 900° C., the other end of the vacuum capour transport is maintained at a temperature lower than 50° C. The CdS powder is moved to the cold end of the vacuum capour transport after two hours and sticks on the wall of the vacuum capour transport. The resulting material are nano ribbons having a thickness of approximately 30-150 nm. The width of the nano ribbons is about 0.5-5 μm and their length is about 10-200 nm.

[0050] Ge nano wires are formed by performing CVD for 15 minutes at a temperature of 275° C. in a furnace reactor (total pressure=1 atm) having a diameter of 2.5 cm by allowing H₂ to flow at 100 sccm while maintaining the flowrate of GeH₄ (10% in He) at 10 sccm. A SiO₂ substrate is used on which Au nano crystals having an average diameter of 20 nm are uniformly distributed is used.

[0051] InP nano wires are formed using an LCG method. An LCG target can be composed of 94% InP, 5% Au as a catalyst, and 1% Te or Zn as a dopant. The target is placed in an upstream end of the furnace, which is maintained at a temperature of approximately 800° C. while growing the wires. An Nd—YAG laser (1064 nm wavelength) is irradiated for 10 minutes, and the nano wires are then collected in the cold downstream end of the furnace (NATURE, 409, 66-69 (2001)).

[0052] ZnO nanorods are formed by adding 65 mL of ethanol, in which 14.8 g (0.23 mol) of potassium hydroxide (KOH) is dissolved, to 125 mL of methanol, in which approximately 29.5 g (0.13 mol) of Zinc acetate dihydrate (ZnOCOCH₃—2H₂O) is dissolved, at a temperature of 60° C. The reactants are stirred for a few days at 60° C. The precipitates are washed with methanol and centrifugally separated at 5500 rpm for 30 minutes. The obtained nano particles are diluted in a solvent of ethylene glycol:water at an approximate ratio of 2:1. After maturing for about 3 days, nano rods having a diameter of about 15-30 nm and a length of approximately 200-300 nm can be obtained. Besides the above-described method, nano wires can also be formed using a CVD method (NANO LETTERS, 3(8), 1097-1101(2003)).

[0053] First and second nano particle layers 11a and 11b can be arranged having their nano particles 12 perpendicular to each other (as shown in FIG. 2) or parallel to each other (not shown).

[0054] A channel is formed in one of first and second nano particle layers 11a and 11b and can be extended parallel to the direction in which nano particles 12 extend. When the channel is formed parallel to nano particles 12, the mobility characteristic of the TFT can be further increased since the resistance against carriers that move along the channel is reduced.

[0055] Accordingly, in the present invention, a channel having desired mobility characteristics is obtained by forming the nano particle layers such that the nano particle layers are arranged in different directions.

[0056] In this structure, the nano particle layers can be composed of different nano particles. That is, one nano particle layer can be formed of P-type nano particles and another nano particle layer can be formed of N-type particles. In this case, a P-type TFT, an N-type TFT, or a complementary metal-oxide semiconductor (CMOS) TFT can be easily formed by controlling the location, i.e., a depth of a contact hole of source and drain electrodes 16.

[0057] Referring to FIG. 2, an embodiment of the present invention includes an active layer 11 has a structure in which a first nano particle layer 11a, an insulating layer 11c, and a second nano particle layer 11b are sequentially formed. First nano particle layer 11a and second nano particle layer 11b can be formed of different kinds of nano particles. For example, first nano particle layer 11a can be formed of P-type nano particles and second nano particle layer 11b can be formed of N-type nano particles. However, the active layer is not limited as such. That is, the nano particle layers can be formed of nano particles having different mobility characteristics.

[0058] Nano particles 12 can be formed on a substrate using a variety of methods, such as, for example, a stamping method using a polymer mold or a laser transcription method using a donor sheet in which the nano particles are arranged in one direction. Moreover, an ink-jet printing method can also be used.

[0059] First nano particle layer 11a, the nano particles of which are arranged in one direction, may be formed on substrate 10, and insulating layer 11c covering the first nano particle layer 11a may be subsequently formed. Second nano particle layer 11b can be formed on insulating layer 11c. Afterward, first nano particle layer 11a, second nano particle layer 11b, and insulating layer 11c are simultaneously patterned to form an active layer 11 having a desired pattern.

[0060] Referring to FIG. 2, typically the nano particles 12 include a core unit 12a surrounded by an oxide film 12b, and, for example, if the core unit 12a has a diameter of 30 nm, then oxide film 12b has a thickness of approximately 1-10 nm. This kind of structure is observed in nano particles containing silicon.

[0061] However, when active layer 11 includes nano particles 12 having the oxide film 12b, the contact resistance between the active layer 11 and the source and drain electrodes 16 increases. Therefore, contact hole 17 may be formed in the oxide film 12b in addition to gate insulating film 13 and interlayer insulating layer 15.

[0062] FIG. 3, FIG. 4, and FIG. 5, the second nano particle layer 11b of active layer 11 depicted in FIG. 2 is shown in detail.

[0063] As shown in FIG. 3, active layer 11 formed of nano particles 12 may be formed on substrate 10. Gate insulating film 13 and an interlayer insulating layer 15 can be formed to cover active layer 11. As described above, active layer 11 may be formed by patterning first nano particle layer 11a, insulating layer 11c, and second nano particle layer 11b. Gate electrode 14 (see FIG. 1) may be interposed between gate insulating film 13 and interlayer insulating layer 15.

[0064] Looking at FIG. 4, a contact hole 17 may be formed by etching gate insulating film 13 and interlayer insulating layer 15 until oxide film 12b is etched.

[0065] Oxide film 12b can be separately etched by using a dry etching method or Buffered Oxide Etching (BOE) after gate insulating film 13 and interlayer insulating layer 15 are etched, but the invention is not limited thereto. That is, oxide film 12b, gate insulating film 13, and interlayer insulating layer 15 can be simultaneously etched.

[0066] In contact hole 17, core unit 12a is exposed and oxide film 12b remain on a bottom surface of nano particles 12 in second nano particle layer 11. Any shape of the contact hole 17 can be implemented as long as it exposes at least a portion of the core unit 12a of nano particles 12 in second nano particle layer 11b.

[0067] As shown in FIG. 5, source and drain electrodes 16 are formed in contact hole 17 and on interlayer insulating layer 15. The contact resistance between source and drain electrodes 16 and active layer 11 can be reduced significantly since the source and drain electrodes 16 can directly contact core units 12a of nano particles 12 in second nano particle layer 11b.

[0068] At this time, first nano particle layer 11a and second nano particle layer 11b are insulated from each other by oxide films 12b and insulating layer 11c.

[0069] In contrast, looking at FIG. 6, contact hole 17 is formed to expose the core units 12a of the first nano particle layer 11a, and the source and drain electrodes 16 are then formed, as shown in FIG. 7.

[0070] According to an embodiment of the present invention, the mobility of active layer 11 can be controlled because active layer 11 can be formed having a variety of arrangements for nano particles 12 in both first nano particle layer 11a and second nano particle layer 11b.

[0071] Two examples of the mobility of the channel will be provided. In the first example, as shown in FIG. 5, after disposing first nano particle layer 11a perpendicularly to the second nano particle layer 11b to form active layer 11, a channel may be formed in second nano particle layer 11b parallel to the longitudinal direction of nano particles 12 in second nano particle layer 11b. In the second example, as shown in FIG. 7, the channel is formed in first nano particle layer 11a. The first example exhibits higher mobility than the second example because the channel direction is parallel to the longitudinal axis of the nano particles. Therefore, a TFT with a desired mobility can be obtained without performing an additional fabrication process.

[0072] On the other hand, when implementing a CMOS TFT, first nano particle layer 11a is formed of P-type nano particles and second nano particle layer 11b is formed of N-type nano particles. The CMOS TFT can be obtained by using a TFT in which a channel is formed in first nano particle layer 11a as a P-type TFT and another TFT in which the channel is formed in second nano particle layer 11b as an N-type TFT.

[0073] In the TFTs depicted in FIG. 8, FIG. 9 and FIG. 10, an active layer includes a single nano particle layer.

[0074] A first TFT 30 and a second TFT 40 are disposed on substrate 20. First and second TFTs 30 and 40 can be different kinds of TFTs but they can be electrically connected to each other. First and second TFTs 30 and 40 can also be separated.

[0075] First and second TFTs 30 and 40 respectively may include active layers 31 and 41, gate electrodes 32 and 42, and source and drain electrodes 33 and 43. But first and second TFTs can have a variety of structures.

[0076] Active layers 31 and 41 may each include a single nano particle layer or multiple nano particle layers including nano particles 12. An insulating layer 22 is interposed between active layers 31 and 41.

[0077] Nano particles 12 of active layers 31 and 41 can be disposed perpendicularly to each other, as shown in FIG. 2, or can be disposed parallel to each other.

[0078] Active layer 31 can be a P-type nano particle layer composed of P-type nano particles, and active layer 41 can be an N-type nano particle layer composed of N-type nano particles or, vice versa, active layer 31 can be an N-type nano particle layer and active layer 41 can be a P-type nano particle layer.

[0079] In order to obtain the desired TFT structure, an insulating layer covering the patterned active layer is formed and the other active layer is patterned using a different method from the method of forming the first active layer. The nano particle layers that form active layers 31 and 41 can be formed using a variety of methods, such as a stamping method using a polymer mold, a laser transcription method, or an ink-jet printing method.

[0080] As described above, nano particles 12 in the active layers 31 and 41 may include a core unit 12a and surrounding oxide film 12b even if active layers 31 and 41 are formed as different layers on substrate 20.

[0081] Therefore, referring to FIG. 9 and FIG. 10, source and drain electrodes 33 and 43 can contact the core units 12a in each of active layers 31 and 41.

[0082] The TFT depicted in FIG. 8 can be a CMOS TFT using first TFT 30 as a P-type TFT and second TFT 40 as an N-type TFT, or first TFT 30 can be the N-type TFT and second TFT 40 can be the P-type TFT. This TFT structure can be applied to a flat display device, such as an OELD display device.

[0083] Referring to FIG. 11, a plurality of sub-pixels having an OELD device and a selection driving circuit are disposed in emissive region 50.

[0084] A horizontal driver and/or a vertical driver that drives the sub-pixels is disposed in non-emissive region 60. In FIG. 11, only a vertical driver VD is depicted, but the present invention is not limited thereto, and a plurality of circuits, such as a horizontal driver or a level shifter, can be disposed in non-emissive region 60. Non-emissive region 60 also includes a terminal unit connected to an external circuit and a sealing unit that seals at least emissive region 50.

[0085] FIG. 12 is a circuit diagram illustrating a selection driving circuit SC of a unit pixel in emissive region 50 and a CMOS TFT 61 of vertical driver VD in non-emissive region 60. The circuit is not limited to that shown in FIG. 12, and to a variety of circuit structures can be implemented.

[0086] FIG. 13 illustrates a driving TFT 51 and a switching TFT 52 of the selection driving circuit SC in one of the unit pixels and a CMOS TFT 61 of the vertical driver VD. CMOS TFT 61 includes a P-type TFT 63 and an N-type TFT 62 in a coupled state. Vertical driver VD includes the CMOS TFT 61 and a plurality of TFTs and circuit devices.

[0087] TFTs 51, 52, 62, and 63 are formed on a substrate 100, which is similar to substrate 10 shown in FIG. 1. If necessary, a buffer layer 110 may be formed on substrate 100 for preventing the diffusion of dopant ions and a barrier layer may be formed if substrate 100 is made of plastic.

[0088] First and second nano particle layers 11a and 11b are formed on substrate 100. First nano particle layer 11a may be formed of P-type nano particles and second nano particle layer 11b may be formed of N-type nano particles. An insulating layer 11c can be interposed between first and second nano particles layers 11a and 11b, to thereby form a plurality of active layers 121, 122, 123, and 124.

[0089] After forming first nano particle layer 11a, insulating layer 11c, and second nano particle layer 11b on the entire surface of substrate 100, channels are formed by patterning of semiconductor active layers 121, 122, 123, and 124 as shown in FIG. 14.

[0090] A channel can be formed in first nano particle layer 11a that is formed of P-type nano particles because active layers 121 and 122 included in unit pixels 50a in emissive region 50 can be P-type active layers. In the case of a CMOS TFT, a channel may be formed in second nano particle layer 11b of N-type active layer 123 that is formed of N-type nano particles in and a channel may be formed in first nano particle layer 11a of P-type active layer in 124 that is formed of P-type nano particles.

[0091] Both of the channels of active layers 121 and 122 included in unit pixel 50a can be formed in second nano particle layer 11b or the channel of one of active layers 121 and 122 can be formed in second nano particle layer 11b and the other channel can be formed in first nano particle layer 11a. Also, when the number of the active layers included in the unit pixel 50a is increased, the P-type nano particle layer and the N-type nano particle layer can be mixed.

[0092] Also, as described above, the active layers 121 and 122 can be patterned in consideration of the arrangement of the nano particles in each of the nano particle layers and the directions of the channels. Active layers 121, 122, 123, and 124 of the respective TFTs 51, 52, 62, and 63 can be formed as shown in FIG. 15.

[0093] Active layer 121 of P-type driving TFT 51, active layer 122 of switching TFT 52, and active layer 124 of P-type TFT 63 of CMOS TFT 61 are formed on buffer 110. After forming an insulating layer 120 on the active layers 121, 122, and 124, the active layer 123 of N-type TFT 62 of CMOS TFT 61 is then formed on insulating layer 120.

[0094] Referring to FIG. 13 and FIG. 15, a gate insulating film 130 is formed on patterned active layers 121, 122, 123, and 124, and gate electrodes 141, 142, 143, and 144, can be formed of a conductive metal on gate insulating film 130.

[0095] An interlayer insulating layer 150 is formed on gate insulating film 130 and gate electrodes 141, 142, 143, and 144. Source and drain electrodes 161, 162, 163, and 164 of are insulated from gate electrodes 141, 142, 143, and 144, respectively, and are disposed on interlayer insulating layer 150. Source and drain electrodes 161, 162, 163, and 164 are formed of a conductive material, such as a conductive metal film or a conductive polymer. Also, source and drain electrodes 161, 162, 163, and 164 contact active layers 121, 122, 123, and 124 through contact holes 150a, 150b, 150c, and 150d, respectively. In the case of N-type TFT 62 shown in FIG. 13, contact hole 150c extends to core units of second nano particle layer 11b, which is formed of N-type nano particles, and in the case of the P-type TFT 63, contact hole 150d extends to core units of the first nano particle layer 11a, which is formed of P-type nano particles. TFTs 51 and 52 disposed in the emissive region 50 have contact holes 150a and 150b that extend to the core units of first nano particle layer 11a.

[0096] A capacitor Cst can be formed when forming gate electrodes 141, 142, 143, and 144 and source and drain electrodes 161, 162, 163, and 164 using identical materials.

[0097] A passivation film 170 may be formed on source and drain electrodes 161, 162, 163, and 164, and a planarizing film 171 can be formed of acryl, benzo-cyclo-butene (BCB), or polyimide on the passivation film 170. A via hole 170a exposing one of the source or drain electrodes 161 of driving TFT 51 is formed in passivation film 170 and planarizing film 171. Passivation film 170 and planarizing film 171 are not necessarily limited to the described arrangement, as driving TFT 51 may include one of either passivation film 170 or planarizing film 171.

[0098] A pixel electrode 180, which is a lower electrode layer of an [organic light emitting diode] (OLED), is formed on planarizing film 171. Pixel electrode 180 is connected to one of the source or drain electrodes 161 through via hole 170a.

[0099] A pixel defining film 185 is formed on pixel electrode 180 from an insulating material that either can be organic, like acryl, BCB, polyimide, or can be inorganic, like silicon oxide or silicon nitride. As shown in FIG. 12, pixel defining film 185 is formed to cover driving TFT 51 of the selection driving circuit SC and switching TFT 52 and has an opening exposing a predetermined portion of pixel defining electrode 185.

[0100] An organic film 190 having an emissive layer is coated on at least the opening through which pixel electrode 180 is exposed. Organic film 190 can be formed on the entire surface of pixel defining electrode 185. The emissive layer of organic film 190 can produce all colors by being patterned to red, green, and blue in each of the pixels.

[0101] Pixel defining film 185 can be formed to cover the vertical or horizontal driver, however, referring to FIG. 13 and FIG. 15, pixel defining film 185 need not be formed on a location on which the vertical or horizontal driver of non-emissive region 60 is disposed.

[0102] After forming organic film 190, a facing electrode 195, which is a lower electrode layer of an OLED, is formed. Facing electrode 195 covering all of the pixels or some of the pixels can be formed, or can be patterned.

[0103] Pixel electrode 180 and facing electrode 195 are insulated from each other by organic film 190 and light is emitted from organic film 190 by applying voltages of differing polarities.

[0104] Pixel electrode 180 functions as an anode and facing electrode 195 functions as a cathode. The polarities of pixel electrode 180 and facing electrode 195 can be changed.

[0105] Pixel electrode 180 can be a transparent electrode or a reflective electrode. When the pixel electrode 180 is a transparent electrode, pixel electrode 180 can be made of ITO, IZO, ZnO, or In₂O₃. When pixel electrode 180 is a reflective electrode, a reflective film that can be made of Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, or a compound of these metals is formed on a transparent electrode.

[0106] Facing electrode 195 can also be a transparent electrode or a reflective electrode. When the facing electrode 195 is a transparent electrode, an auxiliary electrode layer or a bus electrode line can be formed on the facing electrode 195 using a material for forming a transparent electrode listed above. When facing electrode 195 is a reflective electrode, the facing electrode 195 can be formed by depositing a metal having a small work function, such as Li, Ca, LiF/Ca, LiF/Al, Al, Mg, or a compound of these metals because facing electrode 195 is being used as a cathode.

[0107] Organic film 190 can be a low molecular weight or polymer organic layer. The low molecular weight organic layer may be a Hole Injection Layer (HIL), a Hole Transport Layer (HTL), an Emission Layer (EML), an Electron Transport Layer (ETL), an Electron Injection Layer (EIL) or a combinarion of these and can be composed of copper phthalocyanine (CuPc), N,N′-Di(naphthalene-1-yl)-N,N′-diphenyl-benzidine (NPB), or tris-8-hydroxyquinoline aluminum (Alq₃). The low molecule organic layer can be formed using an evaporation method.

[0108] If organic film 190 is formed of a polymer organic layer, the organic film 190 can be an HTL and an EML, and the HTL can be formed of PEDOT and the EML can be formed of Poly-Phenylenevinylene (PPV) or Polyfluorene. The polymer organic layer can be formed using various methods including a screen printing method or an ink jet printing method.

[0109] This structure can also be used for liquid crystal display devices. Also, in the above embodiments, driving TFT 51 of the selection driving circuit SC and switching TFT 52 have been described as P-type TFTs, but the present invention is not limited thereto, and at least one of driving TFT 51 and switching TFT 52 can be an N-type TFT.

[0110] The present invention provides simplified processes for forming different kinds of TFTs and their designs can be widely varied since the TFTs of the emissive and non-emissive regions can be adapted for desired mobility characteristics. Further, either a P-type TFT or an N-type TFT can be easily formed, which in turn facilitates the production of a CMOS TFT.

[0111] While the present invention has been particularly shown and described with reference to the disclosed embodiments, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the appended claims.