Homodyne RFID receiver and method

[0001] This application claims priority under 35 USC §119(e) and is a continuation of U.S. patent application Ser. No. 10/993,316, filed on Nov. 19, 2004,now known as U.S. Pat No. 7,209,040, issued Apr. 24,2007, the entire contents of which are hereby incorporated by reference.

[0002] This invention relates to radio frequency identification technology, and more particularly to Homodyne RFID Receiver and Method.

[0003] RFID or radio frequency identification technology has been used in a variety of commercial applications such as inventory tracking and highway toll tags. In general, a transceiver tag or transponder transmits stored data by backscattering varying amounts of an electromagnetic field generated by an RFID reader. The RFID tag may be a passive device that derives its electrical energy from the received electromagnetic field or may be an active device that incorporates its own power source. The backscattered energy is then read by the RFID reader and the data is extracted therefrom.

[0004] Several technical hurdles must be overcome in order to make RFID work. Typically, the backscattered energy from the RFID tag contains relatively low power and has a short range. There is also a tendency for the transmitted signal to leak into the received signal path in the reader, thus introducing noise. Neither the distance between the RFID tag and reader nor the phase relationship between the backscattered signal and the local oscillator in the reader is known. The RFID system must also function where the RFID tag has a non-zero rate of displacement and/or acceleration toward or away from the RFID reader. In toll road applications, for example, it is desirable to permit a RFID tag a speed of at least 100 mph.

[0005] Because the RFID reader's local oscillator frequency is identical to that of the carrier frequency, the receiver is a homodyne detector. In a homodyne receiver, more than a single detected channel is required to detect the backscattered signal's amplitude modulation envelope because signal nulls may be present depending on the signal phase relative to the phase of the local oscillator. These signal nulls have traditionally been overcome by using a second detector or mixer that is at a 90 degree phase shift from the first local oscillator. The output of the two mixers are usually combined in an image-reject configuration, or alternatively, by processing the signals in the digital domain. However, both solutions have proven to be undesirable.

[0011] FIG. 1 is a simplified schematic diagram of an embodiment of an RFID transceiver 10. Although transceiver 10 is described below in the context of an RFID, it may be adapted for use in non-RFID applications. Transceiver 10 comprises a receiver 12 that uses three mixers or multipliers, as described in more detail below. Transceiver 10 also comprises a transmitter 14 coupled to an antenna 16 via a directional coupler 18. Transceiver 10 may alternately employ two antennas, one for receiver 12 and one for transmitter 14. A carrier signal generator 20 is coupled to both receiver 12 and transmitter 14 via a signal splitter 22. A microprocessor or microcontroller 24 is coupled to transmitter 14 and carrier signal generator 20. A demodulator 26 such as an amplitude shift keying (ASK) demodulator or data slicer is coupled to receiver 12 and microprocessor 24. The data slicer may be followed by an optional subcarrier demodulator depending on the RFID protocol used.

[0012] In operation, carrier signal generator 20 generates a radio frequency carrier signal that is combined with an information signal generated by the microcontroller 24. In particular, the transmission signal output from transmitter 14 includes the carrier signal modulated by the information signal. The transmission signal is radiated by antenna 16 to a transponder or RFID tag (not shown) located in proximity of transceiver 12. The RFID tag may be stationary or moving relative to the transceiver 12. The signal radiated back from the RFID tag in response to the transmitted signal is captured by antenna 16 and delivered to receiver 12. Receiver 12, having two mixers, is operable to mix the received signal with both the in-phase (I) and quadrature or 90° out-of-phase (Q) phase components of the locally-generated carrier signal to avoid signal nulls. The two resultant baseband signals may be further demodulated by FSK demodulator 26 and the data extracted by microcontroller 24. A decision circuit based on precise RSSI information for both of the IF channels decides which of the IF channels is valid for further processing by the digital controller. Details of receiver 12 and operations thereof are described below with reference to FIGS. 14 below.

[0013] FIG. 2 is a more detailed circuit diagram of an embodiment of an analog portion 30 of receiver 12. The analog portion of receiver 12 receives an RF signal 32 as input. RF signal 32 is a backscattered signal generated by the RFID tag in response to a query signal transmitted by the transmitter portion of transceiver 10. The received RF signal is delivered to two mixers 34 and 36, which respectively multiplies RF signal 32 with two signal phase-shifted signals of the carrier signal generated by components such as a hybrid (or phase shifter) 40 and a local oscillator (LO) 42. Local oscillator 42 may be a voltage-controlled oscillator or another suitable component. Mixer 34 receives and mixes the received RF signal and the local carrier signal with no phase-shift; and mixer 36 receives and mixes the received RF signal and the local carrier signal with a 90 degree phase-shift. The output of mixer 34 is the in-phase (I) phase component and the output of mixer 36 is the quadrature (Q) phase component. The phase of both the in-phase and quadrature signals do not vary with the phase shift between the RF signal and the local oscillator signal. However, the amplitude of the in-phase and quadrature signals are dependent on the phase shift. If the phase difference between the RF signal and the local oscillator signal is Φ, then the in-phase signal amplitude is proportional with (cosine Φ), and the quadrature signal amplitude is proportional with (sine Φ). Therefore, at least one of the two in-phase or quadrature signals has an amplitude of at least the maximum obtainable amplitude divided by the square root of 2 (or √2). The phase shift of the signals is either 0° or 180 °.

[0014] The in-phase and quadrature signals from the mixers are amplified the 44 and 46, respectively. The output of amplifiers 44 and 46 are coupled to blocks 48 and 50, respectively, which are operable to determine the amplitude levels of the in-phase and quadrature signals. The output of blocks 48 and 50 are coupled to the inputs of a comparator 52, which is operable to determine which signal has the larger amplitude level. The output of comparator 52, is labeled “I/Q COMPARISON” for ease of identification and indicates whether one signal is larger than the other. For example, if the in-phase signal is larger than the quadrature signal, then I/Q COMPARISON output is high, and if the quadrature signal is larger than the in-phase signal, the I/Q COMPARISON output is low. The output of amplifiers 44 and 46 are also coupled to data slicers 54 and 56, respectively. Data slicers 54 and 56 compare the amplified mixer outputs to a predetermined analog level and provides a digital logic output indicative of whether the input is greater than or less than the analog level. If the mixer output is greater than the analog level, then the output of the data slicer is a logic one or high; if the mixer output is less than the analog level, then the output of the data slicer is a logic zero or low. The output from data slicers 54 and 56 are labeled “I DATA” and “Q DATA” , respectively for ease of reference. The I DATA and Q DATA signals are digital level signals that have no phase shift except for either a 0 ° or a 180 ° phase shift, and at least one of the signals is a valid non-null signal.

[0015] Note that the received RF signal from the RFID tag may be processed by one or more filters (bandpass, low-pass, and/or high-pass filters), limiters, amplifiers and other suitable components to remove unwanted noise, strengthen and otherwise condition the signal. These components are not specifically shown in FIG. 2 in order to better focus attention on the key portions of the circuit.

[0016] FIG. 3 is a more detailed functional block diagram of an embodiment of a digital portion 60 of receiver 12. Digital portion 60 is operable to reconstruct a demodulated signal by selecting one of the I DATA or Q DATA signals as the demodulated signal. The I DATA and Q DATA signals are provided to a multiplexer 62 that is operable to select one of the two signals present at its input depending on the state of a control signal 64. The control signal is determined by a circuit receiving the I/Q COMPARISON signal from the analog portion of the circuit. The I/Q COMPARISON signal is received by a first delay block 66 and a second delay block 68 coupled serially. Second delay block 68 is used to ensure substantially simultaneous updates of multiplexer 62 and polarity switch 72. An XOR gate 70 is coupled to the outputs of the two delay blocks to generate a signal indicative of the moment when the signal having the larger amplitude switches from the in-phase signal to the quadrature signal, or vice versa, due to RFID tag displacement. This moment is when the output polarity is updated in response to the phase comparison of I DATA and Q DATA. Since I DATA and Q DATA are both valid during or close to an amplitude transition, a polarity comparison would help to determine whether the current polarity should be inverted when multiplexer 62 switches the output from one input to the other. Polarity switch 72 retains information on whether the current polarity should be inverted. This information is updated dependent on the change in the I/Q COMPARISON signal from XOR gate 70 and on the result of a comparison between the I DATA and Q DATA polarity from a majority decision block 74. Therefore, whenever the selection of I DATA or Q DATA switches from one to the other at multiplexer 62, a determination is made as to whether the two signals have the same or opposite polarity by majority decision block 74. If the polarity is opposite, then polarity switch 72 flips the polarity substantially simultaneously with the selection switch over at multiplexer 62. The selection switch over and the polarity switching occur substantially simultaneously to avoid glitches in the reconstructed output signal.

[0017] The input to polarity switch 72 are the output of XOR gate 70 and majority decision block 74. Majority decision block 74 is coupled to delay blocks 76 78, which are coupled to the output of another XOR gate 80. XOR gate 80 receives I DATA and Q DATA and determines whether these two signals have the same or opposite polarity. Delay blocks 76 78 and majority decision block 74 makes a correct determination even if there is a certain timing delay between I DATA and Q DATA up to half of the delay time in the delay blocks.

[0018] An XOR gate 82 is coupled to multiplexer 62 and polarity switch 72 and generates a reconstructed signal at its output. The polarity of the reconstructed signal is flipped or not flipped by XOR gate 82 to prevent a 180° phase shift in a data transmission. The reconstructed signal is the demodulated digital level signal with a constant phase shift regardless of the location of the RFID tag or whether it has a non-zero displacement. Since it is unknown what the polarity setting of polarity switch 72 is when there is no valid I DATA or Q DATA signal present, the polarity of the signal during a datagram transmission is not known. Further data encoding and/or datagram formatting allows for a polarity insensitive decoding. Examples of data encoding includes FMO, FM1, NRZ (non-return to zero), NRZI (non-return to zero inverted) encoding formats; an example of a sub- carrier modulation is frequency-shift keying (FSK) modulation; and an example of datagram formatting uses particular fixed and known run-in patterns. Although the polarity of data in a datagram as output by this circuit is unknown, the polarity does not change within a datagram.

[0019] In implementation, the functional blocks of digital circuit 60 of the receiver may be combined into one logic component and may be implemented by a programmable logic device or filed programmable gate array, for example. Alternatively, the functions carried out by the digital portion of the receiver may be implemented in computer software and executed in microcontroller 24 (FIG. 1) or another processor as long as the processing speed is sufficiently fast to reconstruct a valid signal given the data rate, data encoding and sub-carrier modulation.

[0020] FIG. 4 is a simplified flowchart of an embodiment of a method for an RFID transceiver that communicates with an RFID tag or transponder. The RFID tag is typically located at an uniknown distance to the Transceiver and may be traveling at an uniknown rate relative to the RFID transceiver. Referring also to FIG. 1, at the beginning of a polling cycle in block 100, a query message is processed by transmitter 14 and transmitted by antenna 16. The query message is the carrier signal or local oscillator signal modulated according to the information signal from microcontroller 24. The carrier signal is generated in carrier signal generator 20. In response to the query message, the RFID tag transmits a reply message and antenna 16 captures the backscattered reply message in block 102. The reply message is directed to receiver 12 for processing. The received signal is properly filtered by one or more filters (not shown) to removed unwanted signals and is down-converted to baseband by using two mixers 34 and 36 (FIG. 2) in block 104. Mixer 34 multiplies the carrier signal generated in carrier signal generator 20 and the received signal; and mixer 36 multiplies a 900 phase-shifted carrier signal and the received signal. The signals from the two mixers are converted to digital signals I DATA and Q DATA in block 106. The I DATA and Q DATA signals are digital level signals that have no phase shift except for a 0°or 180° phase shift, and at least one of them is a valid signal. The resultant I DATA and Q DATA signals may be further processed by filtering and amplification, for example.

[0021] The signal that has a larger amplitude is selected in block 108. The amplitude comparison may be made by comparator 52 and the selection may be made by multiplexer 62. In block 110, a determination is made as to whether the I DATA and the Q DATA signals have the same polarity. This determination may be made by XOR gate 80. Another determination is made in block 112 as to whether an amplitude transition is occurring. Amplitude transition occurs when the signal having the larger amplitude is transitioning to the other signal. This determination may be made by delays 66 and 68 and XOR gate 70. If the amplitude transition is determined to have occurred, then the selected signal's polarity is flipped in block 114. This may be accomplished by XOR gate 82 with condition input from polarity switch 72. In block 116, the resultant reconstructed signal is the demodulated RF signal received from the RFID tag.

[0022] The system and method described herein is more robust and yet low-cost solution in particular for applications where fast-moving RFID tags and weak tag signals are expected. The system and method described herein does not employ unreliable analog phase-shifting of the baseband signal typically used in image-reject mixer configuration. Unreliable analog decision circuits are also not needed to determine which signal from the mixers are valid.

[0023] Although embodiments of the present disclosure have been described in detail, those skilled in the art should understand that various changes, substitutions and alterations may be made without departing from the spirit and scope of the present disclosure. For example, a bandpass filter may be implemented by a low-pass filter and a high-pass filter. Accordingly, all such changes, substitutions and alterations are intended to be included within the scope of the present disclosure as defined in the following claims. In the claims, means- plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents, but also equivalent structures.