US 7,533,361 B2Grant
System and process for manufacturing custom electronics by combining traditional electronics with printable electronics
Issue Date:2009-05-12
•16 Claims
•13 Drawing Sheets
Abstract
A system and process for manufacturing custom printed circuit boards on pre-provided substrates, wherein the substrate is pre-provided with standard integrated circuits. The standard integrated circuits are pre-provided on the substrate in a conventional manner, such as by standard integrated circuit technologies, in many different packing technologies. The user designs the custom printed circuit board using a design tool to perform one or more specific electronic functions, based on the pre-provided electronic devices, and/or custom designed and direct printed electronic devices. The electronic devices includes transistors, resistors, capacitors, among other types of devices. The system and process allows users to customize standard “generic” circuit boards with some known electronic functions for their own particular application. Examples of such uses include displays, the automotive industry and many others.
Metadata
Assignee
- Cabot Corporation
Inventor
- Chuck Edwards
Application Information
Application Number:US 11/331,191
Filing Date:2006-01-13
Priority Date:2005-01-14
Art Unit:2825
Classifications
IPC:
G06F17/50H03K17/693
Patent Drawings (13 sheets)
Description
Cross Reference to Related Applications
[0001] This application claims the benefit of U.S. Provisional Patent Application Ser. Nos. 60/643,577; 60/643,629; and 60/643,578, all filed on Jan. 14, 2005, the entireties of which are all incorporated herein by reference.
Background of the Invention
[0002] 1. Field of the Invention
[0003] The invention relates to direct printing. More particularly, the invention relates to a system and process for direct printing using conductive particles in an ink solution for dispersion on substrates, particularly traditional technology substrates that contain pre-provided electronic circuits, to create one or more new custom electronic functions.
[0004] 2. Background Art
[0005] Printable electronic inks, and other new “paper-like” display technologies such as E Ink, have developed as an advanced processes of producing electronics and displays on paper-like materials and films. These low cost electronics promise to dramatically reduce costs and increase the number and variety of applications for electronics and displays into markets which were previously considered too costly. The phrase “disposable electronics” will now come to describe these type of low costs products, and actually be realizable. Examples of such “disposable electronics” include intelligent medical packaging, RFID tags, smart cards, and the like.
[0006] The problem for many of these applications, however, is that the active devices needed to make them functional (transistors, display components, electronic memory, logic circuits, RFID and radio circuits, and others) often require high precision patterning techniques, clean room environments and other special processes that make them cost prohibitive for regional manufacturing using conventional printing equipment. There have been attempts in the prior art to try to overcome the costs prohibitions. For example, in the silicon industry, application specific integrated circuits (ASICs) were developed. These ASIC's were pre-patterned with transistor devices (very often with as many as 10,000 to hundreds of thousands of transistors). Often larger functional logic blocks (like a processor or memory circuit) were included and these devices were then called “standard cells.” But, there was no practical way to combine the ASIC's and standard cells with printable electronic inks.
[0007] Ink jet (IJ) printing, screen printing and other printing techniques of silver ink and other conductors have been demonstrated. This is a relatively simple and standard process. IJ printing and more exotic patterning techniques have also been used to create transistors on flexible substrates as well. But to date, the printing of semiconductors and displays has required far more complex processes for either organic or inorganic semiconductor materials to be deposited and turned into a functional transistor or other logic devices. Making custom printed circuits on low cost substrates with these processes would therefore require the customer to have either a very complex and sophisticated process equipment with many layers patterned, or originate a custom design for each new device.
[0008] Furthermore, even with today's current printing techniques of ink jet printing, screen printing and other printing techniques of silver ink and other conductors, the ability to complete electronic circuits on previously partially fabricated printed circuit boards cannot be done. Manufacturers of printed circuit board devices, therefore, must painstakingly design and verify their designs for electronic circuits prior to manufacturing them on conventional printed circuit boards. The ability to make changes to the conventional printed circuit boards is extremely limited, time consuming, and therefore very expensive. Customizing the printed circuit boards once they have been manufactured and delivered practically impossible.
[0009] Still further, traditional electronics do not lend themselves to ready customization. To create new designs, as discussed above, takes a considerable amount of resources. It is very expensive and time consuming to modify or customize an existing electronic circuit on a traditional substrate. As a result, today's circuit manufacturers are failing to meet the needs of a substantial component of electronic manufacturers.
[0010] Thus, a need exists for printing on standard substrates that overcomes all of the above mentioned difficulties, as well as those not mentioned, and provide the advantages described in greater detail below.
Summary of the Invention
[0011] It is therefore a general object of the invention to provide a non-contact direct printing system that will obviate or minimize problems of the type previously described.
[0012] It is a specific object of the present invention to provide a system and process for printing interconnections between pre-provided partially interconnected conventional integrated circuits that are included on a conventional or traditional printed circuit board such that the user of the system and process can easily and inexpensively modify and/or customize the electronic circuit to suit their own needs.
[0013] It is a further object of the present invention to provide a system and process for direct printing electronic devices that constitute one or more electronic functions on a standard printed circuit that includes pre-provided partially interconnected standard integrated circuits that are included on a conventional printed circuit board, and to further direct print customized interconnections between the existing pre-provided conventional integrated circuits and the newly directed printed electronic devices to create a custom printed circuit board with one or more custom electronic functions.
[0014] It is yet a further object of the present invention to provide a system and process for direct printing electronic devices that constitute one or more electronic functions on a standard printed circuit that includes pre-provided partially interconnected standard integrated circuits that are included on a conventional printed circuit board, and to further direct print customized interconnections between the existing pre-provided conventional integrated circuits and the newly directed printed electronic devices to create a custom printed circuit board with one or more custom electronic functions, and to further provide a process for attaching one or more smaller conventional printed circuit boards onto a larger conventional printed circuit board, and to direct print customized interconnections as well as custom electronic devices
[0015] The above described disadvantages are overcome and a number of advantages are realized by the present invention which relates to a process for creating a custom printed circuit with one or more desired electronic functions comprising the steps of a) providing a set of conventional interconnected electronic devices on a substrate, b) designing an interconnection pattern between the set of interconnected electronic devices to create the one or more electronic functions, and c) direct printing the interconnection pattern to provide the custom printed circuit board with the one or more desired electronic functions.
[0016] According to still another embodiment of the present invention, a process for creating a custom printed circuit with one or more desired electronic functions is provided, comprising the steps of a) providing a master substrates pre-provided with one or more conventional integrated circuits, b) providing one or more sub-substrates, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions, c) designing an interconnection pattern between the one or more sub-substrates and the pre-provided conventional integrated circuits on the master substrate, d) fixedly placing the one or more sub-substrates on the master substrate and e) direct printing the interconnection pattern to provide the custom printed circuit with one or more of the desired electronic function that is a combination of the sub-functions of the sets of interconnected electronic devices.
[0017] According to a first aspect of the present invention, a process is provided for creating a custom printed circuit with one or more desired electronic functions comprising: a) providing a set of conventional interconnected electronic devices on a substrate; b) designing an interconnection pattern between the set of interconnected electronic devices to create the one or more electronic functions; and c) direct printing the interconnection pattern to provide the custom printed circuit board with the one or more desired electronic functions on the substrate.
[0018] According to the first aspect of the present invention, the set of conventional electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate. According to the first aspect of the present invention, the set of conventional electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
[0019] According to the first aspect of the present invention, the process further comprises d) designing a set of electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional electronic devices; e) designing an interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices; and f) direct printing both the set of electronic devices and the interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices on the substrate.
[0020] According to a second aspect of the present invention, a process is provided for creating a custom printed circuit with one or more desired electronic functions comprising: a) providing a master substrate pre-provided with one or more conventional integrated circuits; b) providing one or more sub-substrates, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions; c) designing an interconnection pattern between the one or more sub-substrates and the pre-provided conventional integrated circuits on the master substrate; d) fixedly placing the one or more sub-substrates on the master substrate; and e) direct printing the interconnection pattern to provide the custom printed circuit with one or more of the desired electronic function that is a combination of the sub-functions of the sets of interconnected electronic devices on the one or more substrates.
[0021] According to a third aspect of the present invention, a system is provided for creating a custom printed circuit with one or more desired electronic functions on a substrate pre-provided with a set of conventional interconnected electronic devices comprising: a) a processor configured to design an interconnection pattern between the set of interconnected electronic devices to create the one or more electronic functions; and b) a direct printing device configured to print the interconnection pattern to provide the custom printed circuit board with the one or more desired electronic functions on the substrate.
[0022] According to the third aspect of the present invention, the set of conventional electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate. According to the third aspect of the present invention, the set of conventional electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
[0023] According to the third aspect of the present invention, the processor is further configured to design a set of electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional electronic devices; design an interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices; and the direct printing device is further configured to print both the set of electronic devices and the interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices on the substrate.
[0024] According to a fourth aspect of the present invention, a system is provided for creating a custom printed circuit with one or more desired electronic functions using a master substrate pre-provided with one or more conventional integrated circuits, and one or more sub-substrates fixedly placed on the master substrate, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions, comprising: a) a processor configured to design an interconnection pattern between the one or more sub-substrates and the pre-provided conventional integrated circuits on the master substrate, wherein one or more sub-substrates has been fixedly placed on the master substrate; and e) a direct printing device configured to print the interconnection pattern to provide the custom printed circuit with one or more of the desired electronic function that is a combination of the sub-functions of the sets of interconnected electronic devices on the one or more substrates.
[0025] According to a fifth aspect of the present invention, a computer-readable medium containing a computer program is provided for creating a custom printed circuit with one or more desired electronic functions on a substrate provided with a set of conventional interconnected electronic devices, wherein the computer program performs the steps of: a) designing an interconnection pattern between the set of interconnected electronic devices to create the one or more electronic functions; and b) causing a direct printing device to print the interconnection pattern to provide the custom printed circuit board with the one or more desired electronic functions on the substrate.
[0026] According to the fifth aspect of the present invention, the set of conventional electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate. According to the fifth aspect of the present invention, the set of conventional electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
[0027] According to the fifth aspect of the present invention, the computer program further comprises the steps of c) designing a set of electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional electronic devices; d) designing an interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices; and e) causing a direct printing device to print both the set of electronic devices and the interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices on the substrate.
[0028] According to a sixth aspect of the present invention, a computer-readable medium containing a computer program is provided for creating a custom printed circuit with one or more desired electronic functions using a master substrate pre-provided with one or more conventional integrated circuits, and one or more sub-substrates fixedly placed on the master substrate, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions, wherein the computer program performs the steps of: a) designing an interconnection pattern between the one or more sub-substrates and the pre-provided conventional integrated circuits on the master substrate; and b) causing a direct printing device to print the interconnection pattern to provide the custom printed circuit with one or more of the desired electronic function that is a combination of the sub-functions of the sets of interconnected electronic devices on the one or more substrates.
[0029] According to a seventh aspect of the present invention, a system is provided for creating a custom printed circuit with one or more desired electronic functions on a substrate provided with a set of conventional interconnected electronic devices, comprising: a) means for designing an interconnection pattern between the set of interconnected electronic devices to create the one or more electronic functions; and b) means for direct printing the interconnection pattern to provide the custom printed circuit board with the one or more desired electronic functions on the substrate.
[0030] According to the seventh aspect of the present invention, the set of conventional electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate. According to the seventh aspect of the present invention, the set of conventional electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
[0031] According to the seventh aspect of the present invention, the system further comprises: c) means for designing a set of electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional electronic devices; d) means for designing an interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices; and e) means for direct printing both the set of electronic devices and the interconnection pattern between the set of conventional electronic devices and the set of direct printed electronic devices on the substrate.
[0032] According to an eighth aspect of the present invention, a system is provided for creating a custom printed circuit with one or more desired electronic functions using a master substrate pre-provided with one or more conventional integrated circuits, and one or more sub-substrates fixedly placed on the master substrate, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions, comprising: a) means for designing an interconnection pattern between the one or more sub-substrates and the pre-provided conventional integrated circuits on the master substrate; and b) means for direct printing the interconnection pattern to provide the custom printed circuit with one or more of the desired electronic function that is a combination of the sub-functions of the sets of interconnected electronic devices on the one or more substrates.
Brief Description of the Drawings
[0033] The novel features and advantages of the present invention will best be understood by reference to the detailed description of the preferred embodiments which follows, when read in conjunction with the accompanying drawings, in which:
[0034] FIG. 1 illustrates a block diagram of a direct printing system according to an embodiment of the present invention;
[0035] FIG. 2 illustrates a top view of a custom printed circuit board manufactured according to an embodiment of the present invention;
[0036] FIG. 3A illustrates a top view of another custom printed circuit board manufactured according to an embodiment of the present invention;
[0037] FIGS. 3B-3D illustrate schematics of different types of electronic devices that can be included in the custom printed circuit board shown in FIG. 3A ;
[0038] FIGS. 4A-4C illustrate circuit schematic symbols of the electronic devices shown in FIGS. 3B-3D , respectively;
[0039] FIG. 5 illustrates a flow diagram of a process for manufacturing custom printed circuits according to an embodiment of the present invention;
[0040] FIG. 6 illustrates a side view of several interconnections and insulating layers provided in and around one pre-printed transistor device on the custom printed circuit shown in FIG. 2 ;
[0041] FIG. 7 illustrates a transistor that can be pre-provided on a substrate according to an embodiment of the present invention;
[0042] FIG. 8 illustrates a membrane keyboard assembly manufactured in part using the direct printing system shown in FIG. 1
[0043] FIGS. 9A-9C illustrate several components pieces of the membrane keyboard assembly shown in FIG. 8 ;
[0044] FIG. 10 illustrates a top view of a substrate pre-provided with pre-printed functional blocks of electronic devices and other pre-printed electronic devices for use with the direct printing system shown in FIG. 1 , and the process described in reference to FIG. 11 ;
[0045] FIG. 11 illustrates a flow diagram of an alternative process for manufacturing custom printed circuits according to an embodiment of the present invention; and
[0046] FIG. 12 illustrates a flow diagram of a process for creating a programmable read-only memory custom printed circuit board according to an embodiment of the present invention.
[0047] FIG. 13 illustrates a first side of a conventional printed circuit board substrate, populated with a set of conventional integrated circuits;
[0048] FIGS. 14A and 14B illustrate a second side of the conventional printed circuit board substrate shown in FIG. 13 , before and after a set of conductive traces has been direct printed thereon, to form a custom printed circuit board comprising one or more electronic functions;
[0049] FIG. 15 illustrates a flow diagram of a process for manufacturing a custom printed circuit board comprising a conventional printed circuit board populated on a first side with conventional standard integrated circuits, and a second side with a set of conductive traces direct printed thereon; and
[0050] FIG. 16 illustrates a top view of a conventional printed circuit board master substrate after sub-substrates have been located on the master substrate and conductive traces direct printed thereon.
Detailed Description of the Preferred Embodiments
[0051] The various features of the preferred embodiments will now be described with reference to the drawing figures, in which like parts are identified with the same reference characters. The following description of the presently contemplated best mode of practicing the invention is not to be taken in a limiting sense, but is provided merely for the purpose of describing the general principles of the invention. This application is also related to co-pending U.S. Non-provisional patent application Ser. No. 11/331,189, filed on Jan. 13, 2006, entitled “A System and Process for Manufacturing Application Specific Printable Circuits (ASPC's) and Other Custom Electronic Devices,” by Chuck Edwards.
[0052] FIG. 1 illustrates a block diagram of a direct printing system 200 that can be used to manufacture application specific printable circuits (ASPC's) according to an embodiment of the present invention. Many different types of direct printing processes can be used to manufacture ASPC's or custom circuit boards. Such direct printing processes can include standard lithographic offset printing, flexography printing, laser printing, screen mesh printing, gravure printing, ink jet printing, among others. The discussion herein of the direct printing system 200 is but one exemplary embodiment, and included for purposes of illustration only. The systems and processes according to an embodiment of the present invention are not to be construed to be limited to the exemplary embodiment of the direct printing system 200, as one skilled in the art can appreciate. Furthermore, those of ordinary skill in the art can appreciate that the system and process according to the embodiments of the present invention need not be incorporated in one external direct printing device 200. The system and process of the present invention can be distributed among two or more printing and/or processing devices, including distributed networks (i.e., LAN, WAN, the Internet, among others).
[0053] In FIG. 1 , motor and drive assembly 82 receives commands from processor board 88 that places the print head 78 at expected print positions according to the print data file 118 received by the processor board 88. The motor and drive assembly receives data and commands via bus 84 from processor 94, and locates the print head 78 with the use of either a belt system 83, a gear system, or any other type of mechanical apparatus for precisely locating the print head 78. As part of the print head 78, there is a nozzle 76 and ink reservoir 80. A laser interferometer 86, or other type of distance measuring device, can be located substantially adjacent to the print head 78 for measuring the height of the print head 78 above the surface of the substrate 8 (shown in FIG. 2 ). Use of the laser interferometer 86 is not necessary for manufacturing ASPC's and custom circuits according to an embodiment of the present invention, and is included only for purposes of illustration, and not in a limiting manner, as one skilled in the art of the present invention can appreciate. Other components of the direct printing system 200 according to an embodiment of the present invention include the bus (data and command) 84, memory 92, an input/output (I/O) connector 90, and a second data/command bus 96 connecting the I/O connector 90 and the processor board 88. The processor board 88 receives all or some of a print data file 118, after it has been compiled, from an external source, which is then processed by the processor 94 to create printing commands. Conventional printing systems are well known to those of ordinary skill in the art, and the direct printing system 200 according to an embodiment of the present invention performs similarly to the conventional systems in receiving data and commands from an external source thereof. Operations relating to receipt of the print data file 118 from the external source will not be repeated here for purposes of brevity and clarity, as it is presumed that those skilled in the art of the present invention understand such operations. Examples of such direct printing systems 200 include ink jet printers, laser printers (xerographic printing), screen mesh printers, lithographic offset printers, flexography printers, and gravure printers, among others.
[0054] As illustrated in FIG. 1 , processor board 88 comprises processor 94 which can be one or more general or special purpose processors, and memory 92, which itself comprises printing software 93. Memory 92 can comprise an input buffer, printing software 93, and an output buffer. It should be noted that in this exemplary embodiment of the present invention, a database, which is not shown, can be a separate hardware memory item, though that need not always be the case. The database can also be implemented as a portion of the memory 92. The database can contain any stored information that memory 92 can store, including, for example, print data file 118, printing software 93, and/or other information, programs, applications, and the like.
[0055] Printing software 93 comprises one or more computer programs that can be stored on any type of computer readable medium or other data storage devices. These additional data storage devices can include removable and/or non-removable devices, such as, for example, magnetic disks, optical disks, or tape. Computer readable medium can include volatile and nonvolatile, removable and non-removable medium implemented in any method or technology for storage of information, such as computer readable instructions, data structures, program modules, or other data. Computer readable medium can include, by way of a non-limiting example, random access memory (RAM), read-only memory (ROM), electrically erasable programmable ROM (EEPROM), computer disk ROMs (CD-ROMS), digital versatile disks (DVDs), magnetic tape, flash memory, bubble memory devices, optical storage devices, floppy disks, hard drives, and any other type of memory storage devices (e.g., memory sticks, micro-cassettes, among other types of devices). As discussed in greater detail below, the various embodiments of the present invention comprise one or more methods, as shown and described in reference to FIGS. 5 , 11, 12, and 15. Each and all of these methods can be embodied as printing software 93. Printing software 93 accepts print data file 118 and processes it according to a particular embodiment of the present invention to print on non-uniform substrates. According to an exemplary embodiment of the present invention, printing software 93 accepts print data file 118 to print interconnects on a substrate that can be pre-provided with electronic devices. According to another exemplary embodiment of the present invention, printing software 93 accepts print data file 118 to print interconnects on a substrate that can be pre-provided with functional blocks of electrical devices. According to a further exemplary embodiment of the present invention, printing software 93 accepts print data file 118 to direct print interconnect paths on a substrate that can be pre-provided with an array of programmable read-only memory transistors and other electronic devices.
[0056] Any and all components of the direct printing system 200, shown and discussed in regard to FIG. 1 , including, but not limited to I/O connector 90, processor 94, memory 92, laser interferometer 86, print head 78, and motor and drive assembly 82 (among other components), can be any suitable type of electrical or electronic device capable of performing the functions for direct printing system 200 and its components as discussed herein. For example, direct printing system 200 can comprise hardware, software, firmware or any suitable combination thereof.
[0057] Alternatively, direct printing system 200, and any and all components thereof, including, but not limited to, processor 94, laser interferometer 86, print head 78, and motor and drive assembly 82 (among other components), can be comprised of any suitable type of processor, including any type of microprocessor, microcontroller, digital signal processor (DSP), application-specific integrated circuit (ASIC), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically-erasable programmable read-only memory (EEPROM), or the like. The direct printing system 200, and any and all components thereof, including, but not limited to, processor 94, and memory 92, laser interferometer 86, print head 78, and motor and drive assembly 82 (among other components), can be connected to or include a memory, such as, for example, any type of computer memory or any other type of electronic storage medium, such as, for example, read-only memory (ROM), random access memory (RAM), cache memory, compact disc read-only memory (CDROM), electro-optical memory, magneto-optical memory, or the like. The processor and memory can be used, for example, to perform some or all of the functions of the direct printing system 200, and any and all components thereof, including, but not limited to, processor 94, and memory 92, laser interferometer 86, print head 78, and motor and drive assembly 82 (among other components), described herein. As will be appreciated based on the foregoing description, the memory can be programmed using conventional techniques known to those having ordinary skill in the art of computer programming. For example, the actual source code or object code of the computer program can be stored in the memory 92.
[0058] Further still, as one of ordinary skill in the art can appreciate, printing software 93 does not necessarily need to reside in memory 92. Or, alternatively, only part of printing software 93 can reside in memory 92. Printing software 93 can reside in any of the type of memory 92 as discussed above in greater detail that is associated with a computer (e.g., laptop, desk set, server, workstation, among others) that communicates with direct printing system 200. In this way, then, the computer (not shown) becomes part of direct printing system 200, along with any network that the computer might use as a means of communications with direct printing system 200 (including, for example, a local area network, wide area network, the internet, a WiFi system, Bluetooth, among others) and that is connected to the computer and direct printing system 200.
[0059] As discussed briefly above, the laser interferometer 86 measures the distance from the print head 78 to the surface of the substrate 8. The details of how the direct printing system 200 uses such height data in direct printing onto the substrate 8 are not necessary for understanding the embodiments of the present invention disclosed herein. A discussion of the operation and use of the laser interferometer 86, however, can be found in co-pending U.S. Non-provisional patent application Ser. No. 11/331,190, entitled “Printable Electronic Features on Non-Uniform Substrate and Processes for Making Same,” by Karel van Heusden, et al., filed on Jan. 13, 2006.
[0060] FIG. 2 illustrates a top view of a custom printed circuit board 10, comprising a substrate 8 with pre-printed electronic circuits. The custom printed circuit board 10 shown in FIG. 2 , can be created by the direct printing system 200 and process 100 discussed in reference to FIG. 3 . Alternatively, the custom printed circuit board 10 can be manufactured using several different types of printing systems and processes for printing conductive traces, as well as some passive components. For example, traditional offset lithography printing can be used to manufacture the custom printed circuit 10 according to the processes described herein according to an embodiment of the present invention, as well as laser printing, ink jet printing, gravure printing, flexography printing, and screen mesh printing can be used to manufacture the custom printed circuit 10 according to the processes described herein according to an embodiment of the present invention. The custom printed circuit board 10, shown in FIG. 2 , is an example of custom printed circuit boards that can be manufactured by the direct printing system 200 and process 100 according to an exemplary embodiment of the present invention. For purposes of this discussion, the exemplary custom printed circuit board 10 has been shown in a very simple form; generally, custom printed circuit boards will be much more complex, and filled with a significantly larger quantity of electronic devices, though this need not always be the case. The custom printed circuit board 10 should therefore not be considered in any manner to be a limiting example; it has been shown as thus in order to make the embodiments of the present invention easier to understand.
[0061] The custom printed circuit board 10 comprises a substrate 8 that is pre-provided with a plurality of different types of electronic devices, in various quantities. These electronic devices 9 include, but are not limited to, transistors, resistors, capacitors, inductors, diodes, photodiodes, light emitting diodes, buffer circuits, transmitter and receiver circuits, input/output circuit devices, logic gates, input/output terminals, memory circuits, line drivers, microprocessors, display devices, and sensor devices, power supply devices such as super-capacitors, batteries, printed batteries, photovoltaic cells, printed photovoltaic cells, and other suitable electronic and electrical devices. According to an embodiment of the present invention, the electronic devices 9 can be pre-provided in several different manners and forms. For example, the electronic devices 9 can be pre-printed by an identical direct printing system 200, or another type of direct printing system, that is capable of printing electronic devices 9 onto the substrate 8. In another embodiment of the present invention, the pre-provided electronic devices 9 can be provided on a traditional printed circuit board substrate with conventional integrated circuit packages, such single in-line package (SIP), dual in line package (DIP), surface mount, and the like. These are well known to those of ordinary skill in the art. The substrates 8 that are pre-provided with electronic devices 9 can, in an exemplary embodiment of the present invention, be manufactured as a “base layer” component for customizers who then design custom circuits for other manufacturers or end users of the custom circuit board.
[0062] In the exemplary embodiment shown in FIG. 2 , the electronic devices 9 comprise a plurality of transistors 12. Each transistor 12 has, for example, an emitter, base and collector, each of which are connected, respectively, to an emitter pad 14, base pad 16 and collector pad 18 by a conductive lead 20. In other exemplary embodiments, the transistors 12 can be pre-provided on the substrate 8 with certain groups of them already connected together to form minor electronic function devices. Examples of simple electronic devices 9 that can be pre-provided on the substrate 8 are clocks, sensors, and logic gates. In an exemplary embodiment of the present invention, clocks, sensors and logic gates can be pre-provided on a flexible, substantially non-rigid substrate in the form of, for example, a pill dispensing device. For example, pill dispensing devices are commonly used in the medical industries (i.e., drug companies) to track drug usage for certain patients, especially those involved in drug efficacy trials. These pill dispensing devices can have circuitry to track when a patient takes the drug, and can allow the patient to provide some information related to the drug taking event. In an exemplary embodiment of the present invention, a substrate 8 can be manufactured with the above mentioned circuitry (logic gates, clocks, sensors) that tracks the pill taking event. The drug companies can then print on the pill dispensing device certain questions that will be associated with certain sensors, so that the data can be tracked. In another embodiment of the present invention, the drug companies can also print conductive traces according to the embodiments of the present invention described herein that allows them to customize the circuit design according to their needs.
[0063] The substrate 8 with the plurality of electronic devices 9 can also include a plurality of pre-provided terminal connectors 2, which can also be direct printed on the substrate 8 or attached in a more conventional manner, depending upon the substrate material. In FIG. 2 , the terminal connectors 2 are shown as being located on just one side of the substrate 8, but can actually be located anywhere, and even on an opposite side as the side the plurality of electronic devices 9 are located. In FIG. 2 , several of the terminal connectors 2 are shown interconnected. For example, the first group comprises a power conductor 4 (of which there are two such interconnected groups) and the second group comprises a ground plane conductor 6 (of which there are also two such interconnected groups. The manner in which the two interconnected groups 4, 6 are shown in FIG. 2 is not a limiting example, as one of ordinary skill in the art of the present invention can appreciate. Indeed, as will be described in greater detail below, with the use of insulating layers 22 (shown and described in greater detail below in reference to FIG. 6 ), conductive traces 24 can be provided between any two or more terminal connectors 2 (or the connectors of other electronic devices) in any suitable layout.
[0064] The substrate 8 can be a flexible, substantially non-rigid substrate. Alternatively, the substrate 8 can be a non-flexible, substantially rigid substrate. The substrate 8 in this embodiment can be any of the substrate materials described herein. In one exemplary embodiment, the substrate 8 has opposing major planar surfaces. The types of substrates 8 that are particularly useful according to an embodiment of the present invention include polyfluorinated compounds, polyimides, epoxies (including glass-filled epoxy), polycarbonates and other polymers. Other useful low-cost substrates 8 include cellulose-based materials, such as wood, paper, cardboard, or other wood pulp based materials, acetate, polyester, such as PET or PEN, polyethylene, polypropylene, polyvinyl chloride, acrylonitrile, butadiene (ABS), flexible fiber board, non-woven polymeric fabric, cloth, metallic foil, silicon, and glass. In another embodiment of the present invention, the substrate 8 comprises a component selected from the group consisting of an organic substrate, a glass substrate, a ceramic substrate and a polymeric substrate. The substrate 8 can be coated, for example, with a dielectric on a metallic foil. Although the present invention can be used for such low-temperature substrates, it will be appreciated that traditional substrates such as ceramic substrates can also be used in accordance with embodiments of the present invention.
[0065] The processes of the present invention also enable the formation of conductive features onto non-planar substrates, such as curved substrates or substrates that have a stepped feature on the substrate surface. The conductive features can also be well adhered, such that a flexible substrate can be rolled or otherwise flexed without damaging the integrity of the conductive feature.
[0066] FIG. 3A illustrates a top view of a custom printed circuit board 8 with a plurality of pre-provided electronic devices 9 fabricated from a plurality of transistors, resistors and capacitors. As discussed above, the substrate 8 can be supplied to a user with pre-provided electronic devices 9. In an exemplary embodiment of the present invention shown and described in reference to FIG. 3A , these electronic devices 9 can include a plurality of transistors, resistors, and capacitors. As shown in FIGS. 3A-3D , a plurality of transistors, resistors and capacitors are pre-provided, but are now interconnected as logic gates and other types of electronic devices. For example, in FIG. 3A , there are several different types of electronic devices 9. Some of these electronic devices 9 are different logic gates that can be constructed from 2, 3, 4, or even more transistors 12. FIG. 3B is a greatly enlarged view of a logic gate. The logic gate, in this example, an AND gate, is made up of 2 transistors, three resistors and one capacitor, interconnected by conductive traces 24. The user of the design tool would not see the individual transistors 12, but instead only the circuit symbol of an AND gate, with two inputs 66a, 66b, and one output 72 (FIG. 4A ). The individual logic gates in FIG. 3B are generally much smaller than the naked eye can discern. FIGS. 3C and 3D each show a NAND gate and an OR gate, respectively. FIGS. 4B and 4C each show the circuit schematic symbol that the user, when using the design tool, would see when designing the custom circuit. The first and second inputs for the logic gate, I1 and I2, are the first and second inputs to the electronic device 66a, 66b, and the output for the logic gate O1 is equivalent to the output of the electronic device 72. The user uses the design tool to draw interconnection paths among the logic gates, I/O circuits and connectors, and other types of electronic devices 9 that can be pre-provided on the substrate 8. All the conductive traces 24 shown in the enlarged views (i.e., FIG. 3B ) are pre-provided by the manufacturer of the substrate 8. Although they are not shown in FIGS. 3B-3D , or 3A, the power lead to each electronic device 68 can be interconnected by conductive traces 24 and connected to one or more of the terminal connector pads by the manufacturer of the substrate 8. Similarly, the ground lead for each electronic device 70 can also be interconnected by conductive traces 24 and connected to one or more of the terminal connector pads by the manufacturer of the substrate 8.
[0067] Furthermore, as discussed above, all the transistors, resistors and capacitors, and even I/O connectors can be direct printed on the substrate 8 by the manufacturer of the substrate 8. The level of sophistication needed for the transistors will be a factor in determining which printing process to use in direct printing the transistors. More sophisticated transistors will require closer tolerances in printing that can be generally achieved by the lithographic offset printing process. Of course, all of the direct printing processes discussed herein are capable of direct printing transistors, but not all processes can print the transistors as small as lithographic offset printing, with the amount of detail it can. The user can use the design tool to draw interconnection paths between the individual logic gates, I/O connectors and other electronic devices 9 that can also be included on the substrate 8. The same or different printing process used to print the pre-provided electronic devices 9 (i.e., logic gates, among others) shown in FIG. 3A can be used to print the conductive paths, at the user's own facility. For example, the substrate 8 can be pre-provided with the transistors 12, resistors, capacitors and I/O connectors with lithographic offset printing technology, which allows very high resolution printing, thereby allowing the manufacturer of the substrate 8 to create larger quantities of transistors on a given substrate 8 size. These transistors can be grouped together to form specific electronic devices, as discussed above, such as the NAND gates. The user can also use lithographic offset printing if desired, even if only conductive traces 24, resistors, and capacitors are to be added. Alternatively, the user can use other types of direct printing processes depending on the ultimate use and cost of the custom printed circuit 10. Some of the other types of direct printing are less expensive than lithographic offset printing, but are also less precise than lithographic offset printing.
[0068] FIG. 5 illustrate a flow diagram of a process 100 for manufacturing a custom printed circuit board 10 according to an embodiment of the present invention. The process 100 begins with step 102, in which the substrate 8 with pre-printed electronic devices 9 is provided to a user of a direct printing system 200 that can create custom printed circuit boards 10 according to an embodiment of the present invention.
[0069] As discussed above, the substrate 8 is pre-provided with a plurality of electronic devices, and these electronic devices 9 can encompass many different types of well known electronic functions. In one exemplary embodiment of the present invention, the substrate 8 can be pre-provided with several thousand, even as many several tens or hundreds of thousands of transistors 12. Each transistor will have at least three connections: an emitter pad 14, a base pad 16 and a collector pad 18. The pads 14, 16 and 18 can be interconnected with conductive traces 24 provided by the direct printing system 200. The user of the direct printing system 200 can then use several different tools to create the interconnection patterns.
[0070] In step 104, the user of the direct printing system 200 designs the custom printed circuit board 10 using a software based electronic circuit design tool (design tool). The design tools available to the user of the direct printing system 200 include a combination of two or more conventional electronic circuit design tools, proprietary software designed for use on a particular embodiment of the direct printing system 200, or can be other well known software design tools for designing electronic circuits. Each type of design tool is well known to those of ordinary skill in the art of the present invention. Examples of well known software design tools for creating electronic circuits include a very high speed integrated circuit hardware description language (VHDL) software tool. Typically, the design tool can include at least three components: 1) a symbol library, which uses schematic symbols to design and draw a circuit using a CAD system; 2) circuit simulation software to simulate the performance of the designed circuit; and 3) a layout library, which translates the designed circuit into a layout for the electronic inks.
[0071] The design tools are multi-functional and versatile, and allow the user to create the custom printed circuit board 10 in several different ways. For example, the design tool can allow the user to design the custom printed circuit from a library that defines circuit device symbols for the custom printed circuit board 10 in terms of the one or more electronic devices 9 provided on the substrate, or utilize the design tool to define the custom printed circuit board 10 in terms of the one or more electronic devices 9 provided on the substrate. The library can be obtained from a computer assisted engineering software tool. The latter process shall be discussed first.
[0072] To use the design tool to define the custom printed circuit in terms of the one or more electronic devices 9 provided on the substrate, the user draws interconnection paths between user selected electronic devices. The user can also, in another exemplary embodiment of the present invention, design additional resistors and capacitors for use in the custom circuit. These passive devices can be direct printed using any of the direct printing processes described herein. This can be accomplished by picking-and-placing the electronic device in the design tool circuit board (i.e., in a virtual circuit board on a computer screen), and then drawing the interconnection paths between the electronic devices. As discussed in greater detail below, the design tool can show physically how the set of electronic devices 9 that create the custom printed circuit is laid out on the substrate 8, along with the interconnection paths. The set of interconnection paths between each electronic device on the substrate 8 creates circuits to perform specific electronic functions. For example, smaller groups of electronic devices 9 can interconnected to design a logic AND or NAND gate. Or, the user can create analog devices, such as amplifiers, current control circuits, among others. Since the electronic devices 9 provided on substrate 8 can also include resistors, capacitors and inductors, among other devices, the user can incorporate these passive components as well into the user's custom circuit design. An example of a physical layout is shown in FIG. 2 , in which transistors 12a-12f have been selectively interconnected to provide a first circuit. The user continues to select and interconnect electronic devices 9 until the desired electronic function for the custom printed circuit board is achieved.
[0073] Following completion of the circuit design for the custom printed circuit board, a first circuit design verification and analysis tool can be used to verify that the circuit works as intended, and determine its operating characteristics. As one of ordinary skill in the art can appreciate, this can include bode plots, timing diagrams for digital circuitry, among others. A more sophisticated second circuit design verification and analysis tool can be used to test the circuit(s) of the custom printed circuit board after the design tool has created a layout of the custom printed circuit board 10, which is discussed in greater detail below. Of course, as one skilled in the art of the present invention can appreciate, the first and second verification and analysis tools can be the same or different tools.
[0074] To use the design tool to design the custom printed circuit from a library that defines the custom printed circuit in terms of the one or more electronic devices 9 provided on the substrate, the design tool provides circuit device symbols that represent various electronic circuit functions that can be fabricated with the electronic devices 9 provided on the substrate 8. For example, if the substrate 8 is provided with at least transistors, resistors, capacitors, and I/O connectors, the design tool can allocate a first amount of transistors, resistors and capacitors to form logic gates, analog amplifiers, driver and receiver circuitry, among other devices. The design tool will already have a pre-provided layout of the chosen logic gates and other electronic circuit functions. The design tool does not show the user this allocation of transistors and/or passive components: instead, the design tool provides the standard circuit device symbol, and the user draws the interconnection paths between the main terminals of the circuit device symbol (e.g., a NAND gate with two inputs and one output (the main terminals)). As the user selects each circuit device symbol, the amount and type of electronic devices 9 (e.g., for a logic gate, this represents a certain number of transistors and perhaps other components) that are needed to make the desired electronic circuit function are deducted from the pool of available electronic devices. Of course, the design tool can also provide circuit device symbols of the electronic devices 9 that have been provided on the substrate 8 (e.g., the transistors, resistors, and other electronic devices) and the user can selectively choose those electronic devices 9 individually if desired. An example of this might be to add a current limiting circuit made from several transistors or a diode from a single transistor.
[0075] The user continues to build the custom printed circuit board with circuit device symbols until the desired electronic function is achieved, or the substrate 8 is depleted of electronic devices. If the latter occurs, the user must redesign the custom printed circuit board realizing the practical constraints. Following completion of the circuit design for the custom printed circuit board 10, a first circuit design verification and analysis tool (analysis tool) can be used to verify that the circuit works as intended, and determine its operating characteristics (this is identical to the “circuit simulation software” discussed briefly above). As one of ordinary skill in the art can appreciate, this can include bode plots, timing diagrams of digital circuitry, among other design verification tools. A more sophisticated second circuit design verification and analysis tool can be used to test the circuit(s) of the custom printed circuit board after the design tool has created a layout of the custom printed circuit board, which is discussed in greater detail below. Of course, as one skilled in the art of the present invention can appreciate, the first and second verification and analysis tools can be the same or different tools. Virtually any electronic function can be designed onto the custom printed circuit board using either the library or libraries, or the electronic devices 9 themselves.
[0076] Once the user has designed the custom printed circuit board 10 to include one or more major electronic functions, the design tool creates a net list in step 105. Net lists are a simple list of interconnected points. For example, if a first pin on a first integrated circuit device (commonly referred to as “Un”; where “n” equals some number) is connected to a second pin on a second device and a second pin on a third device, the net list could look like this: U1(1)-U2(2)-U3(2), and so on. In step 106, the design tool then generates a file of pad interconnection paths (step 106 of process 100), based, in part, on the net list. The design tool can also display the pad interconnection paths on a screen or display for the user to view, and possible alter as desired. Changing the pad interconnection paths does not change the net list; however, changing the net list will necessarily change the pad interconnection paths.
[0077] Following the step of generating the pad interconnection paths, the design tool, with knowledge of the substrate 8, its collection of various types of electronic devices, and their physical geometries, will provide the most efficient set of pad interconnection paths possible, taking into account the direct printing system's 200 ability to lay insulating layers over conductive paths, or even electronic devices, to provide a shortest route possible between two (or more) pad interconnection points. The pad interconnection paths are created for both the circuit device (i.e., a logic gate fabricated from transistors, resistors, and/or capacitors), and the pad interconnect paths between the circuit devices (i.e., inputs to the NAND gate and its outputs). In addition, the design tool can take into account maximum heights, the different types of inks that can be used, impedances of the conductive paths, if necessary, power requirements, and many other factors. All this information can be taken into account to create the pad interconnection paths, which are then stored in a separate file, the pad interconnection file.
[0078] Following the generation of the pad interconnection file, the design tool can then run the second design verification and analysis tool (second analysis tool). The second analysis tool performs a more sophisticated function at this point than the first analysis tool, as it takes into account the nature of the exact paths of interconnection between the electronic devices 9 on the particular pre-provided substrate 8. The second analysis tool takes into account the effect of crosstalk, differing impedances, interference from exterior sources, variances in the power supplies, and other factors. If the design of the custom printed circuit board does not work as intended, the design tool can recommend to the user to redesign certain portions of the design, or suggest alternative interconnection layouts itself. Once the design for the custom printed circuit board is completed, process 100 proceeds to step 108.
[0079] In step 108, the pad interconnection path file is compiled so that it is put into a format that the direct printer system 200 can understand. The type of direct printing system 200 used will determine the format the compiled pad interconnection path file takes. In this sense, “compiled” means not only the traditional software or electronic sense of translating data from one form to another; it also means taking the pad interconnection path data and, in the case of a screen mesh printing system, flexography printing system, lithographic offset printing systems, and gravure printing system (i.e., the “physical direct printing systems”), generating a physical layout pattern that the physical direct printing systems can use to print on the substrate 8. The following discussion, however, will consider only the non-limiting exemplary embodiment of the present invention wherein the pad interconnection path data file is generated electronically, and will be used in either a laser or ink jet direct printing system. In this case, the printer driver software will transform the pad interconnection file into a format the direct printer system 200 can understand, the direct printer readable file.
[0080] The direct printer readable file provides a series of commands/data that the direct printer system 200 can use to actually print the interconnection paths on the pre-provided substrate 8. An equivalent function is performed in standard desktop personal computer printer driver software (driver software). Driver software transforms the data contained in (word processing) application program files into a format the attached ink jet, laser-jet or dot matrix printer can use. If a substrate 8 is placed in the direct printing system 200, the user forwards the direct printer readable file to the direct printing system 200 (step 110), which then prints the interconnection paths as provided (step 112).
[0081] As discussed above, the design tool can create interconnection paths that are maximized in terms of providing the shortest route possible between two or more pads or terminals on a circuit device. This provides the benefit of maximizing the use of the surface area of the substrate 8. This can, in some instances, allow greater circuit density, and/or smaller substrate size, saving money not only in the manufacture of the custom printed circuit, but if the custom printed circuit is being used in some device, possibly reducing its size as well (thereby providing additional savings). FIG. 6 illustrates a side view of several interconnections and insulating layers provided in and around one pre-printed transistor device on the custom printed circuit board 10 shown in FIG. 5 . In FIG. 6 , a transistor 12 is shown with a first conductive trace 20 between its emitter and an emitter pad 14. Then, an insulating layer 22 has been placed on top of the transistor 12 and the conductive trace 20, so that a second conductive trace 24 can be co-located over the conductive lead 20. Placing a conductive trace 24 over an insulating layer 22 in this manner can be done to provide the shortest possible path for a signal, or to provide power and/or ground planes. For example, once an entire custom printed circuit board 10 has been designed and all the interconnection paths provided, the direct printing system 200 according to an embodiment of the present invention can cover the entire custom printed circuit board 10 with an insulating layer 22 and then a ground plane layer (to minimize interference), and then cover the custom printed circuit board with another insulating layer 22 to keep dirt and moisture away from the conductive traces 20, 24 and electronic devices.
[0082] Custom printed circuit boards 10 with many different types of electronic functions can be manufactured using the direct printing system 200 and processes described herein according to the embodiments of the present invention. One particularly useful type of device is an radio frequency identification (RFID) tag. Conventional RFID tags suffer from at last two serious drawbacks. First, conventional RFID tags are not secure enough in that the data they contain can be easily re-written over by unauthorized persons. Re-writing, in most cases, would simply be annoying and/or a waste of time. In an airline luggage handling facility, or cargo shipping areas, however, re-writing of the data on an RFID tag can create much more serious situations. For example, if an infiltrator rewrites an RFID tag so that the container it is attached to passes through security much easier than it should, the consequences could be potentially catastrophic. The other serious drawback in some RFID tags is that in order to use them, they must be designed with both write and read circuitry. The write circuitry on the RFID tag receives an RF signal from a transceiver responsible for putting data into the RFID tag (i.e., storing the data into the RFID tag). The write receiver receives the data and writes it to the memory component of the RFID tag. Typically, the write circuitry is complex, even if it is implemented in the form of a laser receiver. The write circuitry is then typically never used again. However, the write circuitry provides an access point for unauthorized persons to enter unauthorized data into the RFID tag. Thus, not only does it provide an access point for unauthorized persons, it is normally used only once. Eliminating its use increases security and decreases the cost of the device.
[0083] Of course, prior art methods for manufacturing RFID devices can also “hard-wire” the data into the RFID device, wherein the problem of unauthorized writing can be alleviated. One significant difference between the prior art and the process for manufacturing an RFID according to an embodiment of the present invention is the ability to make the RFID device a secure, less costly device at the point of use, as opposed to a remote location. The process according to the embodiment of the present invention is therefore much more cost effective, efficient, and convenient, than prior art systems.
[0084] The direct printing system 200 and processes according to the embodiments of the present invention can substantially prevent unauthorized re-writing of RFID tags, and decrease the cost of manufacturing and using the same. The direct printing system 200 can quickly create a secure RFID tag that cannot be re-written because the data contained within is “hard-wired” on the custom printed circuit board 10. In this case, the substrate 8 can be paper, which is easily and readily printable, and can be combined with the pre-provided RF portion of the circuitry readily. In the RFID tag according to an embodiment of the present invention, the secure information is printed on the custom printed circuit in the form of a programmable read-only memory (PROM).
[0085] FIG. 7 illustrates a transistor 12 that can be pre-provided on a substrate 8 according to an embodiment of the present invention. The transistor 12 in the configuration shown in FIG. 7 can be used to create a PROM according to an embodiment of the present invention. Conventional PROM's contain transistors that are provided in matrix form. In conventional PROM's, a fusible link exists between the emitter pad 14 and the fuse pad 32. If a fusible link was provided between the emitter pad 14 and the fuse pad 32, it would either be left intact or blown to create the required logic level “1” or “0” at that location (intact=“1”; open=“0”). During the programming stage of the conventional PROM, all the appropriate “0” outputs are grounded. Then, each transistor 12 is turned on, and a current of a few tens of milli-amps flows through the fusible link, blowing it, creating the logic level “0”. In the programmable PROM according to an embodiment of the present invention, however, there is no fusible link, only an opening between the crossover point (the space between the emitter pad 14 and fuse pad 32). Thus, a logic level “0” is built into the PROM device, and to create a logic level “1” a conductive trace needs to be applied between emitter pad 14 and the fuse pad 32.
[0086] As discussed above, the design tool can provide the user with the means to apply a conductive trace to each desired logic level “1” location, or, more conveniently, the design tool can have an auxiliary tool that receives data (user defined data) that is then processed by the design tool to create all the desired logic level “1” locations. This auxiliary tool interfaces with the design tool to provide the data in a correct format that the design tool can read, and which the design tool can then translate into the logic level “1” positions in the PROM matrix.
[0087] A direct printing system 200 that can create a programmable PROM according to this embodiment of the present invention can be approximately the size of a cell phone, and print out RFID tags with data acquired from many different sources (e.g., an attached computer, integral or attached keyboard, among others). Many others uses exist for such programmable PROM devices manufactured according to an embodiment of the present invention, including displays, which are discussed in greater detail below.
[0088] Another type of device that can be created with the direct printing system and processes according to an embodiment of the present invention are displays. These displays can include driver boards that can be created by the direct printing system 200. Types of displays that can be manufactured according to the direct printing system 200 and processes according to an embodiment of the present invention include electronic ink displays, electro-chemical displays, thermo-chromic displays, polymer dispersed liquid display terminals, organic light emitting diode display terminals and polymer organic light emitting diode display terminals. One exemplary use of the displays that can be manufactured according to an embodiment of the present invention include those that can be used on consumer product packages as described in greater detail below. Since the substrate 8 material is relatively inexpensive, and the cost of the direct printing ink composition in significant quantities is also relatively inexpensive, these displays can become consumable, throw-away devices. E-ink displays are well known to those of ordinary skill in the art of the present invention. In an e-ink display, a small electric field is required to change the opacity of the e-ink display in the vicinity of the electric field. Electric fields can be generated by turning on a transistor 12. Thus, the display driver 38 is similar to the programmable PROM 34, except it is configured to be covered by an e-ink display membrane (not shown). A conductive trace 24 is direct printed for each area on the e-ink display where the opacity is desired to be changed. Then, when appropriate signals are received by the display driver 38 (shown in FIG. 10 ), the e-ink membrane displays the message programmed into the display driver 38.
[0089] Thermo-chromic displays work in a similar fashion to that as e-ink displays. One of the differences between the two is the method in which the display material is activated. As discussed above, e-ink display material is activated by producing a small electric field near the display material that causes it to change its opacity. Thermo-chromic display material changes its opaqueness as a result of heat in proximity to the display material. Therefore, in a thermo-chromic display, messages, and designs can be displayed by placing resistors where the desired change in opaqueness of the thermo-chromic display material is to occur. Current is then passed through the resistor, generating heat (power=12*R) that causes the opaqueness of the thermo-chromic display material to change. The resistors can be arranged in an array, similarly to the array of transistors used in PROMS. The array of resistors can be pre-provided by the manufacturer of the substrate 8. The user can print short conductive traces 24 connecting resistors to driver circuit that provides current under certain conditions, thereby displaying a message on the thermo-chromic display when desired. Alternatively, the manufacturer of the substrate need not provide the resistor array, and the user can print resistors and conductive traces 24 in desired locations to create messages.
[0090] Another example of a device that can be manufactured using the direct printing system 200 and processes described herein according to an embodiment of the present invention are membrane keyboards. FIG. 8 illustrates a membrane keyboard assembly manufactured in part using the direct printing system 200 shown in FIG. 1 , and FIGS. 9A-9C illustrate several components pieces of the membrane keyboard assembly shown in FIG. 8 . The dust-cover membrane 48 comprises a plurality of key buttons (labeled as F1-F10) 46. As one skilled in the art of the present invention can appreciate, the exemplary embodiment of the membrane keyboard 60 shown and described in reference with FIGS. 8 and 9A-9C are merely for purposes of explaining the embodiments of the present invention, and are not to be construed as limiting the embodiments of the present invention in any manner whatsoever.
[0091] The membrane keyboard 60 further includes a first trace layer 50a, an insulating membrane 56, and a second trace layer 50b. The first trace layer 50a, shown also in FIG. 9B , comprises a plurality keyboard buttons 46 (in this non-limiting example 10 keyboard buttons 46) periodically located in an uniform manner. In the membrane keyboard 60, a limited number of keyboard buttons 46 are shown for the purpose of simplifying the drawings and discussion herein. The first trace layer 50a comprises a plurality of key button pads 52, that can either be pre-printed on the pre-provided substrate 8, or designed and direct printed on the substrate 8 using the direct printing system 200 according to an embodiment of the present invention. Furthermore, additional functional blocks of electronic devices 9 can be included on the substrate 8 so that additional electronic functions can be direct printed on the substrate 8. This can include, for example, de-bouncer circuits, and resistors for pull-up and/or pull-down purposes. The user can use the design tool to design the key button conductive traces between the key button pads 52, connectors 2, and any other devices that can be incorporated into the membrane keyboard 60.
[0092] In an exemplary embodiment of the present invention, the key button pads 52, whether pre-provided by the manufacturer of the substrate 8, or direct printed by the user, use ink that is especially abrasion resistant. Use of the abrasion resistant ink is useful because of the manner in which the membrane keyboard operates. The two key button pads 52 will necessarily contact each other when the associated membrane keyboard button 46 is pressed by a user. The abrasion resistant ink prevents the key button pads from prematurely wearing out, thereby increasing the life expectancy of the membrane keyboard.
[0093] The keyboard membrane 60 further includes an insulating membrane 56, with a corresponding plurality of holes 58. As shown in FIGS. 8 and 9C , the holes 58 are located so that a first key button pad 52a, when its corresponding the keyboard button 46a is pressed by a user, touches a corresponding second key button pad 52b, completing a circuit. The circuit completion can provide a logic level “1” or logic level “0”, as desired and subsequently interconnected, to an attached device (not shown). The insulating membrane keeps the key button conductive traces 54 from touching each other or other components.
[0094] FIG. 10 illustrates a top view of a substrate pre-provided with pre-printed functional blocks of electronic devices 9 and other pre-printed electronic devices 9 for use with the direct printing system 200 shown in FIG. 1 , and the process described in reference to FIG. 11 (which is discussed in detail below). In FIG. 10 , the functional blocks of electronic devices 9 include a PROM 34, a resistor array 36, a display driver 38, line driver/receiver 40, logic devices 42a-42c, and a processor 44. The configuration of the custom printed circuit board 10 shown in FIG. 10 represents only one exemplary embodiment of the present invention, from among numerous embodiments in which the major functions of the custom printed circuit board 10 have been carefully provided, but not the exact interconnection, thereby allowing the user to customize the ultimate design as needed from board to board.
[0095] The custom printed circuit board 10 in this exemplary embodiment of the present invention is not to be construed, as those of ordinary skill in the art of the present invention can appreciate, as limiting in any manner: the custom printed circuit board 10 shown in FIG. 10 merely provides an illustrative example of how one such custom printed circuit board can be provided to a user. In this instance, the custom printed circuit board 10 is pre-provided with a plurality of electronic device 9. The plurality of electronic devices 9 includes a pre-printed PROM 34, display driver 38, resistor array 36 and other circuits. The resistor array 36 can be used for pull-up or pull-down resistors, current limiting resistors, voltage dividers and other uses. Display driver 38 can either be an array of transistors 12 that can be used to drive an electronic ink (e-ink) display, or a resistor array 36 that can be used to drive a thermo-chromic display, as described above. A specific exemplary use of this custom printed circuit board according to an embodiment of the present invention is in disposable consumer packages. Such packages can be used to persuade a potential customer to purchase the contents therein.
[0096] FIG. 11 illustrates a flow diagram of an alternative process 250 for creating a custom printed circuit board 10, as shown in FIG. 10 , according to an embodiment of the present invention. In step 202, a user is provided with a substrate 8 that includes one or more pre-provided functional blocks of electronic devices 9. Using the above-described design tool, in step 204, the user designs the custom printed circuit board 10 using the one or more of the pre-provided functional blocks of electronic devices. As discussed above in reference to process 100, designing the custom printed circuit board from the one or more pre-provided functional blocks of electronic devices 9 includes creating an interconnection pattern file in the design tool to connect the one or more functional blocks of electronic circuits from a library that defines the custom printed circuit board 10 in terms of the functional blocks of electronic devices.
[0097] Substrate 8, in regard to any of the processes and uses discussed herein, has generally been described as including both direct printed ink resistors, capacitors and transistors, along with standard integrated circuits, albeit in various different packaging technologies (surface mount, dual in line packaging, among others). According to another exemplary embodiment of the present invention, any pre-provided electronic device 9 can be manufactured from polymer based and/or inorganic ink solution. Direct printing of electronic devices using these inks provides several distinct advantages including the reduction of cost, the ability to customize the electronic circuit on the individual substrate, the ability to embed the device inside a multilayer structure, and the ability to hard-wire specific digital information into the device. According to this exemplary embodiment of the present invention, printed transistors can be pre-provided by the manufacturer of the substrate 8 by using a lithographic offset printing process. The lithographic offset printing process provides greater resolution than several of the other direct printing processes, as discussed above. Photolithographic processes (similar to those used in traditional IC manufacturing) can also be used in conjunction with direct deposition processes such as ink jet, spin coat, and high speed printing processes such as offset, flexography, and gravure printing.
[0098] In step 204, the user accesses the design tool that includes circuit device symbols of all the pre-provided functional blocks of electronic devices. The design tools available to the user of the direct printing system 200 include a combination of two or more conventional electronic circuit design tools, proprietary software designed for use on a particular embodiment of the direct printing system 200, or can be other well known software design tools for creating electronic circuits. Each type of design tool is well known to those of ordinary skill in the art of the present invention. Examples of well known software design tools for creating electronic circuits include a very high speed integrated circuit (VHSIC) hardware description language (VHDL) software tool.
[0099] The user picks-and-places each circuit device symbol onto a circuit board design screen, and draws the interconnections paths (i.e., conductive traces 24) between one or more terminals (i.e., pads) of the circuit device symbols. The design tool can access a separate or integrated library (i.e., one that is provided with the design tool) that contains all the pre-provided functional blocks of electronic devices 9 on the substrate 8. The library, or libraries, can reside in a suitable computer assisted engineering (CAE) software tool.
[0100] Once the user completes the design to perform one or more desired electronic functions, the analysis tool can be used to perform an analysis of the design (i.e., does it do what the user thinks it should do), and verify the integrity of the design, i.e., will it still perform accurately under various operating conditions (temperature, voltage changes, among others). The final design is then saved by the design tool. The design tool then creates a net list in step 205. Net lists, as discussed above, are a simple list of interconnected points.
[0101] In step 206, the design tool then generates a file of pad interconnection paths, based, in part, on the net list. In step 208, the user compiles the interconnection pattern file to create a direct printer readable interconnection file. The direct printer readable interconnection file is one that can be read by the direct printer system 200, and contains data that specifically directs the direct printer system 200 to put conductive traces in various physical locations. The user can also use a second (or first) analysis tool to verify the integrity of the design. The second analysis tool can be used to verify that, given the exact physical layout the design tool created in the direct printer readable interconnection file, an analysis of design shows that it will still perform accurately under various operating conditions (temperature, voltage changes, among others) with the given characteristics of the pre-provided substrate 8. If the results are not completely to the satisfaction of the user, the user can re-design the custom printed circuit 10, or command the design tool to re-layout the interconnection paths. Step 208 is substantially similar to step 108 of process 100 described above.
[0102] In step 210, the direct printing system 200 transmits the direct printer readable interconnection file to the direct printer system 200. In step 212, the direct printer system 200 performs the direct printing process such that one or more conductive traces are printed between the one or more functional blocks of the electronic devises to form the designed custom printed circuit board 10 (again, steps 210, 212 are substantially similar to steps 110, 112 of process 100 described above). According to an exemplary embodiment of the present invention, the step of direct printing includes ink jet printing the one or more conductive paths using an ink composition that includes conductive particles in a solution, and curing the printed ink composition to create a conductive trace 24 with a desired conductivity.
[0103] According to an exemplary embodiment of the present invention, the pre-provided functional blocks of electronic circuits includes transistors, resistors, capacitors, inductors, buffer circuits, transmitter and receiver circuits, input/output circuit devices, input/output terminals, memory circuits, line drivers, microprocessors, display devices, sensor devices, and the like. According to an exemplary embodiment of the present invention, the transistors can be provided as an array of one or more transistors that have been direct printed on the substrate 10, and the display device can include an e-ink media (or any of the other type of display discussed above) with an array of transistors. The array of transistors can be provided in a programmable read-only memory (ROM) configuration.
[0104] FIG. 12 illustrates a flow diagram of a process 300 for creating a programmable read-only memory (ROM) custom printed circuit board 10 using the direct printing system 200 according to an embodiment of the present invention. Process 300 begins with step 302, in which the user is provided with a substrate that is pre-provided with an array of transistors. The array of transistors is configured as an array of programmable read-only memory transistors. Other electronic devices 9 can also be pre-provided on the substrate 8. The transistors are configured as shown in FIG. 5 , which was discussed above. As discussed above, in order to program a logic level “1,” a conductive trace 24 must be placed between emitter pad 14 and fuse pad 32. If a logic level “0” is desired, no conductive trace 24 is printed for that particular memory location.
[0105] In step 304, the user uses the design tool to design the custom printed circuit, in this case, a programmable read-only memory (PROM). In step 304, the user, with the design tool, creates the design of the PROM with user defined data. User defined data defines the digital information, or data, that is to be stored in the PROM, and can be obtained from many different sources. According to an exemplary embodiment of the present invention, the user defined data can originate from a keyboard associated with the direct printer system 200, or a stand alone PC, among other sources. In addition, the user can use the design tool to create additional interconnections between the transistors of the PROM array, and the other electronic devices 9 that can be pre-provided on the substrate 8. For example, printing conductive traces 24 to and from the terminal connectors 8 provides external access to the user defined data, and printing from the PROM transistor array to a processor provides internal access to the user defined data. As one of ordinary skill in the art can appreciate, the design tools available to the user can create a PROM design based on user defined data substantially automatically. Following step 304, the balance of the process 300 is substantially similar to that described in reference to process 100, and will not be discussed in detail for purposes of brevity. In step 305, a net list is generated; in step 306, an interconnection pattern file is generated using data from the net list; in step 308 the interconnection pattern file is compiled into a format that the direct printer system 200 can understand (this need not be electronic, as discussed above: in the case of lithographic offset printing (and gravure printing), physical plates are made from the interconnection pattern file(s)); in step 310, the direct printer readable file is transmitted to the direct printer system 200; and in step 312, the interconnection paths (or simple electronic devices 9) are printed on the substrate 8.
[0106] FIG. 13 illustrates a first side of a conventional printed circuit board substrate (conventional PCB) 58, populated with a set of conventional integrated circuits (ICs) 62. The conventional PCB 58 is provided with a set of conventional ICs that can form all or part of one or more electronic functions. In the conventional PCB 58, however, not all interconnections between ICs 62 and other active or passive components and I/O terminals have been made. Therefore, a user of the conventional PCB 58 has the ability to customize the conventional PCB 58 to create a custom printed circuit board 10. The new custom printed circuit board 10 will then have one or more electronic functions customized to the user's needs. Certain electronic functions will be completed in the conventional PCB 58. For example, power and ground connections, data and command buses, and I/O drivers and receivers. Other types of circuitry, both digital and analog, can be provided that are not interconnected to provide a particular electronic function. For example, the electronic function of a conventional PCB 58 with conventional ICs 62 can be a board that includes a processor, I/O circuits, display drivers, and displays that processes received data to display different messages depending on what data is received.
[0107] Customization of the custom printed circuit board 10 can be achieved by direct printing application-specific conductive traces 24 on a second side of the conventional PCB 58 (see FIGS. 14A and 14B ). The application specific conductive traces 24 can be designed using the design tool, which will have a file that represents the conventional PCB 58 and all the components included therein. Then, a manufacturer can produce just as many as is necessary of each type of the custom printed circuit boards 10 from conventional PCBs 58 based on their customer's needs. In addition, the user can use the design tool to print other electronic devices 9 as desired. Any of the electronic devices discussed above in reference to FIGS. 2 , 3A, 7, 8, and 10 can be direct printed on the conventional PCB 58. Of course, depending on the type of material the conventional PCB 58 is made from will dictate, to a certain extent, what direct printing process can be used, and what specific electronic device can be direct printed thereon. In an exemplary embodiment of the present invention, the electronic devices can include transistors, resistors, capacitors, conductive traces 24 in the form of membrane keyboards, actuators, transducers, display drivers (transistor and resistor arrays), even photovoltaic cells and batteries can be direct printed on the conventional PCB 58
[0108] FIG. 14B illustrates a second side of the conventional printed circuit board 58 shown in FIG. 13 , with a set of conductive traces 24 direct printed thereon, to form a custom printed circuit board 10 comprising one or more electronic functions. Prior to designing the custom printed circuit board 10, and direct printing the conductive traces 24, the conventional PCB 58 contains no conductive traces 24 on its second side, as shown in FIG. 14A .
[0109] According to a non-limiting exemplary embodiment of the present invention, a custom printed circuit board 10 can be manufactured for use in the automotive industry, which is incorporating greater amounts of electronics into their automobiles in order to maximize safety, performance, and fuel efficiency. In an exemplary embodiment of the present invention, a custom printed circuit board 10 can be provided that includes a first electronic function to process automotive diagnostic signals that in turn produces warning signals. A second, related electronic function, could be to evaluate engine performance signals including valve timing, fuel flow, engine temperature, air temperature, cylinder temperature, air pressure and other parameters that indicates how well the engine is running (i.e., to increase engine performance). The diagnostic and performance signals are similar in nature, but used for different purposes, and in different ways. The diagnostics signals simply provide warning signals to the operator of the motor vehicle, while the performance signals are processed and evaluated to improve engine performance. An automotive electronics manufacturer could develop a large and expensive conventional PCB 58 to monitor and process both diagnostic and performance signals on one conventional PCB 58. Using the direct printing system 200 according to an exemplary embodiment of the present invention, however, the automotive electronics manufacturer can design two different layouts for one custom printed circuit board 10 that uses less parts and a simpler, more customized set of software code (for each application) that accomplishes the goals of monitoring the automotive diagnostics signals and the engine performance signals less expensively on separate custom printed circuit boards 10. Another example includes a similar type of processing board manufactured by an electronics manufacturing company that can use the direct printing system 200 according to an exemplary embodiment of the present invention to provide different electronic functions to different customers.
[0110] The exemplary embodiment described above is but one particular non-limiting example of the types of circuits that the system and process according to an embodiment of the present invention can manufacture. The system and process according to an embodiment of the present invention can be used to create generic circuit boards, with only certain necessary interconnects provided (power, ground, and some data lines, for example), wherein various users will design and direct print conductive traces 24 and perhaps other electronic devices to completely customize the circuit.
[0111] FIG. 15 illustrates a flow diagram of a process 400 for manufacturing a custom printed circuit board 10 comprising a conventional PCB 58 populated on a first side with one or more conventional standard integrated circuits 62, and a second side with a set of conductive traces 24 direct printed thereon. Process 400 begins with step 402, wherein a conventional PCB 58 is provided populated with standard integrated circuits 62, providing a set of conventional interconnected electronic devices on a substrate.
[0112] In step 404, a user designs an interconnection pattern between the set of interconnected electronic devices to create one or more desired electronic functions. The step of using a design tool for designing the interconnection on a conventional PCB 58 is similar to the step of designing the custom printed circuit board 10 as previously discussed in reference to process 100 and FIG. 3 , and will not, therefore, be discussed in detail for purposes of brevity. A difference between the previously discussed design step 104 and design step 404, is that the design tool in step 404 provides circuit device symbols that represent the standard integrated circuits 62 on the conventional PCB 58, and their known electronic functions and interconnections. The design tool can display the second side of the conventional PCB 58 to the user and the user can them draw interconnections paths between the pads 64. Superimposed over the pads 64 can be the corresponding conventional standard IC 62.
[0113] After the user has completed the design to customize the conventional PCB 58, the user can run the first analysis tool (to verify the design and test its operation versus different operating parameters). Then in step 405, a net list is generate, which, as discussed in greater detail above, generates a list of all components and pins of integrated circuits that are connected to each other. Following step 405, the user compiles the interconnection path data file (step 406).
[0114] Following the step of compiling of the interconnection data file, the user can run the second analysis tool, to verify the design as it has been layed-out on the conventional PCB 58. This data is then transmitted to the direct printer system 200 in step 408, and direct printed in step 410. The latter steps, steps 406, 408 and 410 of process 400, are substantially identical to steps 106, 108 and 110 of process 100, respectively, as discussed above with respect to an embodiment of the present invention.
[0115] According to an alternative exemplary embodiment of the present invention, the set of conventional standard IC's 62 can be located on both sides of the conventional PCB 58, and the pads 68 can be on either or both sides. In this instance, the conventional PCB 58 is made of a flexible substrate material, for example, PET, which is a low cost substrate material. The design tool can then present the side of the conventional PCB 58 that contains the pads 68 (or both, if necessary).
[0116] Another alternative embodiment of the present invention adds the option of designing direct printed electronic devices onto the conventional PCB 58 at any location (on either side) where there is room for them. By designing in and adding direct printed electronic devices, a user can add an electronic device without having to redesign and re-layout the conventional PCB 58. Designing and direct printing electronic devices to the conventional PCB 58 maximizes the versatility of the conventional PCB 58 and the ability of the direct printing system to customize a custom printed circuit board 10 to a user's particular needs. The step of designing an additional directed printed electronic devices, is substantially similar to the step of designing electronic devices discussed above in reference to the flow diagrams of FIGS. 3 and 9 , and process steps 104 and 204.
[0117] In accordance with an embodiment of the present invention, the direct printing system 200 can also provide a means for correcting or repairing the custom printed circuit board 10. For example, the print head 78 of the direct printing system 200 can be connected to an ink reservoir 80 that contains a solvent fluid. The solvent fluid can be direct printed onto the custom printed circuit board in the areas in need of repair, destroying insulating layers 22 and conductive traces 24. The direct printing system 200 can then re-fabricate the conductive traces as originally intended.
[0118] FIG. 16 illustrates a top view of a conventional printed circuit board master substrate 58 after sub-substrates 74a-74c have been located on the master substrate and conductive traces 24 direct printed thereon. In the exemplary embodiment of the present invention shown in FIG. 16 , the conventional PCB master substrate 58 has added to it several smaller sub-substrates 74a-74c. Each of the sub-substrates 74a-74c has its own electronic function. In some situations, one might be an extended memory circuit, or additional processing capabilities (i.e., digital signal processor or a microprocessor), or an analog-to-digital converter, or a digital-to-analog converter, among others. Whatever the capabilities each sub-substrate 74 provides, the user of the system and process according to an embodiment of the present invention can design its function into the conventional PCB master substrate 58, and further design conductive traces 24, transistors 12, resistors and capacitors, or any other type of electronic device 9 that can be direct printed on the particular type of substrate material 8.
[0119] All United States patents and applications, foreign patents, and publications discussed above are hereby incorporated herein by reference in their entireties.
[0120] The present invention has been described with reference to certain exemplary embodiments thereof. However, it will be readily apparent to those skilled in the art that it is possible to embody the invention in specific forms other than those of the exemplary embodiments described above. This may be done without departing from the spirit and scope of the invention. The exemplary embodiments are merely illustrative and should not be considered restrictive in any way. The scope of the invention is defined by the appended claims and their equivalents, rather than by the preceding description.
Claims
What is claimed is:
1. A process for creating a custom printed circuit with one or more custom electronic functions comprising:
a) providing a set of conventional interconnected electronic devices on a substrate;
b) direct printing on the substrate an interconnection pattern between the set of conventional interconnected electronic devices to create the one or more custom electronic functions;
c) providing a set of custom electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional interconnected electronic devices;
d) providing an interconnection pattern between the set of conventional interconnected electronic devices and the provided set of direct printed custom electronic devices; and
e) direct printing both the provided set of custom electronic devices and the interconnection pattern between the set of conventional interconnected electronic devices and the provided set of direct printed custom electronic devices.
2. The process according to claim 1, wherein the set of conventional interconnected electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate.
3. The process according to claim 1, wherein the set of conventional interconnected electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
4. A process for creating a custom printed circuit with one or more custom electronic functions comprising:
a) providing a master substrate pre-provided with one or more conventional integrated circuits;
b) providing one or more sub-substrates, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions;
c) providing a set of custom electronic devices that can be direct printed on the sub-substrate;
d) providing an interconnection pattern between the one or more sub-substrates, the provided set of custom electronic devices, and the pre-provided conventional integrated circuits on the master substrate;
e) fixedly placing the one or more sub-substrates on the master substrate; and
f) direct printing both the provided set of custom electronic devices and the provided interconnection pattern on the one or more substrates to provide the custom printed circuit with one or more of the custom electronic functions that is a combination of the sub-functions of the sets of interconnected electronic devices.
5. A system for creating a custom printed circuit with one or more custom electronic functions on a substrate pre-provided with a set of conventional interconnected electronic devices comprising:
a) a processor configured to provide an interconnection pattern between the set of conventional interconnected electronic devices to create the one or more custom electronic functions; and
b) a direct printing device configured to print the interconnection pattern on the substrate to provide the custom printed circuit board with the one or more custom electronic functions, and wherein
the processor is further configured to
provide a set of custom electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional interconnected electronic devices; and
direct print on the substrate the provided set of custom electronic devices, and an interconnection pattern between the set of conventional interconnected electronic devices and the provided set of direct printed custom electronic devices.
6. The system according to claim 5, wherein the set of conventional interconnected electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate.
7. The system according to claim 5, wherein the set of conventional interconnected electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
8. A system for creating a custom printed circuit with one or more custom electronic functions using a master substrate pre-provided with one or more conventional integrated circuits comprising:
a) one or more sub-substrates fixedly placed on the master substrate, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions;
b) a processor configured to provide a set of custom electronic devices that can be direct printed on each of the sub-substrates, and provide an interconnection pattern between the one or more sub-substrates, the provided set of custom electronic devices, and the pre-provided conventional integrated circuits on the master substrate, wherein one or more sub-substrates has been fixedly placed on the master substrate; and
c) a direct printing device configured to print both the provided set of custom electronic devices and the provided interconnection pattern on the one or more substrates to provide the custom printed circuit with one or more of the custom electronic functions that is a combination of the sub-functions of the sets of interconnected electronic devices.
9. A computer-readable medium containing a computer program as executed by a computer for creating a custom printed circuit with one or more custom electronic functions on a substrate provided with a set of conventional interconnected electronic devices, wherein the computer program performs the steps of:
a) causing a direct printing device to print an interconnection pattern on the substrate between the set of conventional interconnected electronic devices to create the one or more custom electronic functions;
b) providing a set of custom electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional interconnected electronic devices:
c) providing an interconnection pattern between the set of conventional interconnected electronic devices and the provided set of direct printed custom electronic devices; and
d) causing a direct printing device to print both the provided set of custom electronic devices and the interconnection pattern between the set of conventional interconnected electronic devices and the provided set of direct printed custom electronic devices on the substrate.
10. The computer program according to claim 9, wherein the set of conventional interconnected electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate.
11. The computer program according to claim 9, wherein the set of conventional interconnected electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
12. A computer-readable medium containing a computer program as executed by a computer for creating a custom printed circuit with one or more custom electronic functions using a master substrate pre-provided with one or more conventional integrated circuits, and one or more sub-substrates fixedly placed on the master substrate, wherein each sub-substrate comprises one or more interconnected electronic devices to perform one or more electronic sub-functions, wherein the computer program performs the steps of:
a) providing a set of custom electronic devices that can be directed printed on the sub-substrate;
b) providing an interconnection pattern between the one or more sub-substrates, the provided set of custom electronic devices, and the pre-provided conventional integrated circuits on the master substrate; and
c) causing a direct printing device to print both the provided set of custom electronic devices and the provided interconnection pattern to provide the custom printed circuit with one or more of the custom electronic functions that is a combination of the sub-functions of the sets of interconnected electronic devices on the one or more substrates.
13. A system for creating a custom printed circuit with one or more custom electronic functions on a substrate provided with a set of conventional interconnected electronic devices, comprising:
a) means for providing an interconnection pattern between the set of conventional interconnected electronic devices to create the one or more custom electronic functions;
b) means for direct printing the interconnection pattern on the substrate to provide the custom printed circuit board with the one or more custom electronic functions;
c) means for providing a set of custom electronic devices that can be direct printed on an alternate side of the substrate from the set of conventional interconnected electronic devices; and
d) means for direct printing on the substrate the provided set of custom electronic devices, and an interconnection pattern between the set of conventional interconnected electronic devices and the provided set of direct printed custom electronic devices.
14. The system according to claim 13, wherein the set of conventional interconnected electronic devices are located on a first side of the substrate, and the interconnection pattern is provided on a second side of the substrate.
15. The system according to claim 13, wherein the set of conventional interconnected electronic devices are located on alternate sides of the substrate, and the interconnection pattern is provided on alternate sides of the substrate.
16. A system for creating a custom printed circuit with one or more custom electronic functions using a master substrate pre-provided with one or more conventional integrated circuits, comprising:
a) means for providing one or more sub-substrates fixedly placed on the master substrate, wherein each sub-substrate comprises one or more conventional interconnected electronic devices to perform one or more electronic sub-functions;
b) means for providing a set of custom electronic devices that can be direct printed on each of the sub-substrates;
c) means for direct printing an interconnection pattern between the one or more sub-substrates, the pre-provided conventional integrated circuits on the master substrate, and the provided set of custom electronic devices; and
d) means for direct printing both the provided set of custom electronic devices and the interconnection pattern to provide the custom printed circuit with one or more of the custom electronic function that is a combination of the sub-functions of the sets of interconnected electronic devices on the one or more substrates.
Patent Citations (379)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US2785964(A) | 1957-03-01 | Pollock | Applicant |
| US3313632(A) | 1967-04-01 | Langley et al. | Applicant |
| US3401020(A) | 1968-09-01 | Kester et al. | Applicant |
| US3683382(A) | 1972-08-01 | Ballinger | Applicant |
| US3814696(A) | 1974-06-01 | Verdone et al. | Applicant |
| US3922355(A) | 1975-11-01 | Kotthoff | Applicant |
| US3922388(A) | 1975-11-01 | Schebalin | Applicant |
| USRE28972(E) | 1976-09-01 | Weber et al. | Applicant |
| US4019188(A) | 1977-04-01 | Hochberg et al. | Applicant |
| US4105483(A) | 1978-08-01 | Lin | Applicant |
| US4122062(A) | 1978-10-01 | Monte et al. | Applicant |
| US4130671(A) | 1978-12-01 | Nagesh et al. | Applicant |
| US4170480(A) | 1979-10-01 | Ikenoue et al. | Applicant |
| US4186244(A) | 1980-01-01 | Deffeyes et al. | Applicant |
| US4211668(A) | 1980-07-01 | Tate | Applicant |
| US4255291(A) | 1981-03-01 | Needes et al. | Applicant |
| US4266229(A) | 1981-05-01 | Mansukhani | Applicant |
| US4289534(A) | 1981-09-01 | Deffeyes et al. | Applicant |
| US4333966(A) | 1982-06-01 | Deffeyes et al. | Applicant |
| US4370308(A) | 1983-01-01 | Williams et al. | Applicant |
| US4381945(A) | 1983-05-01 | Nair | Applicant |
| US4407674(A) | 1983-10-01 | Ehrreich | Applicant |
| US4416932(A) | 1983-11-01 | Nair | Applicant |
| US4418099(A) | 1983-11-01 | Cuevas et al. | Applicant |
| US4419383(A) | 1983-12-01 | Lee | Applicant |
| US4463030(A) | 1984-07-01 | Deffeyes et al. | Applicant |
| US4487811(A) | 1984-12-01 | Eichelberger et al. | Applicant |
| US4508753(A) | 1985-04-01 | Stepan | Applicant |
| US4517252(A) | 1985-05-01 | Hugh | Applicant |
| US4539041(A) | 1985-09-01 | Figlarz et al. | Applicant |
| US4548879(A) | 1985-10-01 | St. John et al. | Applicant |
| US4599277(A) | 1986-07-01 | Brownlow et al. | Applicant |
| US4622069(A) | 1986-11-01 | Akai et al. | Applicant |
| US4627875(A) | 1986-12-01 | Kobayashi et al. | Applicant |
| US4650108(A) | 1987-03-01 | Gallagher | Applicant |
| US4668533(A) | 1987-05-01 | Miller | Applicant |
| US4720418(A) | 1988-01-01 | Kuo | Applicant |
| US4753821(A) | 1988-06-01 | Giesecke et al. | Applicant |
| US4775439(A) | 1988-10-01 | Seeger, Jr. et al. | Applicant |
| US4808274(A) | 1989-02-01 | Nguyen | Applicant |
| US4857241(A) | 1989-08-01 | Straw et al. | Applicant |
| US4859241(A) | 1989-08-01 | Grundy | Applicant |
| US4877451(A) | 1989-10-01 | Winnik et al. | Applicant |
| US4877647(A) | 1989-10-01 | Klabunde | Applicant |
| US4879104(A) | 1989-11-01 | List et al. | Applicant |
| US4891242(A) | 1990-01-01 | Ito et al. | Applicant |
| US4892798(A) | 1990-01-01 | Lamanna et al. | Applicant |
| US4931168(A) | 1990-06-01 | Watanabe et al. | Applicant |
| US4931323(A) | 1990-06-01 | Manitt et al. | Applicant |
| US4948623(A) | 1990-08-01 | Beach et al. | Applicant |
| US4959430(A) | 1990-09-01 | Jonas et al. | Applicant |
| US5011627(A) | 1991-04-01 | Lutz et al. | Applicant |
| US5028473(A) | 1991-07-01 | Vitriol et al. | Applicant |
| US5039552(A) | 1991-08-01 | Riemer | Applicant |
| US5045141(A) | 1991-09-01 | Salensky et al. | Applicant |
| US5049434(A) | 1991-09-01 | Wasulko | Applicant |
| US5057363(A) | 1991-10-01 | Nakanishi | Applicant |
| US5059242(A) | 1991-10-01 | Firmstone et al. | Applicant |
| US5075262(A) | 1991-12-01 | Nguyen et al. | Applicant |
| US5091003(A) | 1992-02-01 | Boaz | Applicant |
| US5121127(A) | 1992-06-01 | Toriyama | Applicant |
| US5132248(A) | 1992-07-01 | Drummond et al. | Applicant |
| US5139818(A) | 1992-08-01 | Mance | Applicant |
| US5148355(A) | 1992-09-01 | Lowe et al. | Applicant |
| US5153023(A) | 1992-10-01 | Orlowski et al. | Applicant |
| US5160366(A) | 1992-11-01 | Shibata | Applicant |
| US5173330(A) | 1992-12-01 | Asano et al. | Applicant |
| US5176744(A) | 1993-01-01 | Muller | Applicant |
| US5176764(A) | 1993-01-01 | Abbott et al. | Applicant |
| US5183784(A) | 1993-02-01 | Nguyen et al. | Applicant |
| US5215820(A) | 1993-06-01 | Hosokawa et al. | Applicant |
| US5216207(A) | 1993-06-01 | Prabhu et al. | Applicant |
| US5244538(A) | 1993-09-01 | Kumar | Applicant |
| US5250229(A) | 1993-10-01 | Hara et al. | Applicant |
| US5270368(A) | 1993-12-01 | Lent et al. | Applicant |
| US5281261(A) | 1994-01-01 | Lin | Applicant |
| US5312480(A) | 1994-05-01 | Lotze et al. | Applicant |
| US5312674(A) | 1994-05-01 | Haertling et al. | Applicant |
| US5329293(A) | 1994-07-01 | Liker | Applicant |
| US5332646(A) | 1994-07-01 | Wright et al. | Applicant |
| US5366760(A) | 1994-11-01 | Fujii et al. | Applicant |
| US5378408(A) | 1995-01-01 | Carroll et al. | Applicant |
| US5378508(A) | 1995-01-01 | Castro et al. | Applicant |
| US5384953(A) | 1995-01-01 | Economikos et al. | Applicant |
| US5395452(A) | 1995-03-01 | Kobayashi et al. | Applicant |
| US5403375(A) | 1995-04-01 | Konig et al. | Applicant |
| US5421926(A) | 1995-06-01 | Yokinobu et al. | Applicant |
| US5433893(A) | 1995-07-01 | Jost et al. | Applicant |
| US5444453(A) | 1995-08-01 | Lalezari | Applicant |
| US5463057(A) | 1995-10-01 | Graetzel et al. | Applicant |
| US5494550(A) | 1996-02-01 | Benge | Applicant |
| US5501150(A) | 1996-03-01 | Leenders et al. | Applicant |
| US5539041(A) | 1996-07-01 | Arnold et al. | Applicant |
| US5559057(A) | 1996-09-01 | Goldstein | Applicant |
| US5565143(A) | 1996-10-01 | Chan | Applicant |
| US5571311(A) | 1996-11-01 | Belmont et al. | Applicant |
| US5587111(A) | 1996-12-01 | Watanabe et al. | Applicant |
| US5599046(A) | 1997-02-01 | Behm et al. | Applicant |
| US5601638(A) | 1997-02-01 | Fukuda et al. | Applicant |
| US5604027(A) | 1997-02-01 | Sheridon | Applicant |
| US5604673(A) | 1997-02-01 | Washburn et al. | Applicant |
| US5645932(A) | 1997-07-01 | Uchibori | Applicant |
| US5665472(A) | 1997-09-01 | Tanaka et al. | Applicant |
| US5679724(A) | 1997-10-01 | Sacripante et al. | Applicant |
| US5712673(A) | 1998-01-01 | Hayashi et al. | Applicant |
| US5716663(A) | 1998-02-01 | Capote et al. | Applicant |
| US5725647(A) | 1998-03-01 | Carlson et al. | Applicant |
| US5725672(A) | 1998-03-01 | Schmitt et al. | Applicant |
| US5746868(A) | 1998-05-01 | Abe | Applicant |
| US5747222(A) | 1998-05-01 | Ryu | Applicant |
| US5747562(A) | 1998-05-01 | Mahmud et al. | Applicant |
| US5750194(A) | 1998-05-01 | Watanabe et al. | Applicant |
| US5751325(A) | 1998-05-01 | Leenders et al. | Applicant |
| US5759230(A) | 1998-06-01 | Chow et al. | Applicant |
| US5759712(A) | 1998-06-01 | Hockaday | Applicant |
| US5767810(A) | 1998-06-01 | Hagiwara et al. | Applicant |
| US5781158(A) | 1998-07-01 | Ko et al. | Applicant |
| US5801108(A) | 1998-09-01 | Huang et al. | Applicant |
| US5826329(A) | 1998-10-01 | Roth | Applicant |
| US5828271(A) | 1998-10-01 | Stitzer | Applicant |
| US5834705(A) | 1998-11-01 | Jonaidi | Examiner |
| US5837041(A) | 1998-11-01 | Bean et al. | Applicant |
| US5837045(A) | 1998-11-01 | Johnson et al. | Applicant |
| US5838271(A) | 1998-11-01 | Park | Applicant |
| US5838567(A) | 1998-11-01 | Boggio, Jr. | Applicant |
| US5846615(A) | 1998-12-01 | Sharma et al. | Applicant |
| US5853470(A) | 1998-12-01 | Martin et al. | Applicant |
| US5879715(A) | 1999-03-01 | Higgins et al. | Applicant |
| US5882722(A) | 1999-03-01 | Kydd | Applicant |
| US5894038(A) | 1999-04-01 | Sharma et al. | Applicant |
| US5909083(A) | 1999-06-01 | Asano et al. | Applicant |
| US5930026(A) | 1999-07-01 | Jacobson et al. | Applicant |
| US5932280(A) | 1999-08-01 | Roth | Applicant |
| US5953037(A) | 1999-09-01 | Hayashi et al. | Applicant |
| US5962085(A) | 1999-10-01 | Hayashi et al. | Applicant |
| US5966580(A) | 1999-10-01 | Watanabe et al. | Applicant |
| US5992320(A) | 1999-11-01 | Kosaka et al. | Applicant |
| US5997044(A) | 1999-12-01 | Behm et al. | Applicant |
| US5998085(A) | 1999-12-01 | Isberg et al. | Applicant |
| US6019926(A) | 2000-02-01 | Southward et al. | Applicant |
| US6025026(A) | 2000-02-01 | Smith et al. | Applicant |
| US6027762(A) | 2000-02-01 | Tomita et al. | Applicant |
| US6036889(A) | 2000-03-01 | Kydd | Applicant |
| US6042643(A) | 2000-03-01 | Belmont et al. | Applicant |
| US6074725(A) | 2000-06-01 | Kennedy | Applicant |
| US6080261(A) | 2000-06-01 | Popat et al. | Applicant |
| US6099897(A) | 2000-08-01 | Sayo et al. | Applicant |
| US6103393(A) | 2000-08-01 | Kodas et al. | Applicant |
| US6103868(A) | 2000-08-01 | Heath et al. | Applicant |
| US6109175(A) | 2000-08-01 | Kinoshita | Applicant |
| US6118426(A) | 2000-09-01 | Albert et al. | Applicant |
| US6124851(A) | 2000-09-01 | Jacobson | Applicant |
| US6133147(A) | 2000-10-01 | Rhee et al. | Applicant |
| US6143356(A) | 2000-11-01 | Jablonski | Applicant |
| US6153348(A) | 2000-11-01 | Kydd et al. | Applicant |
| US6156837(A) | 2000-12-01 | Branan, Jr. et al. | Applicant |
| US6169129(B1) | 2001-01-01 | Mahmud et al. | Applicant |
| US6169837(B1) | 2001-01-01 | Kato et al. | Applicant |
| US6177151(B1) | 2001-01-01 | Chrisey et al. | Applicant |
| US6190731(B1) | 2001-02-01 | Tecle | Applicant |
| US6197147(B1) | 2001-03-01 | Bonsel et al. | Applicant |
| US6197366(B1) | 2001-03-01 | Takamatsu | Applicant |
| US6200405(B1) | 2001-03-01 | Nakazawa et al. | Applicant |
| US6207268(B1) | 2001-03-01 | Kosaka et al. | Applicant |
| US6214259(B1) | 2001-04-01 | Oda et al. | Applicant |
| US6214520(B1) | 2001-04-01 | Wolk et al. | Applicant |
| US6238734(B1) | 2001-05-01 | Senzaki et al. | Applicant |
| US6245494(B1) | 2001-06-01 | Andriessen et al. | Applicant |
| US6251471(B1) | 2001-06-01 | Granoff et al. | Applicant |
| US6251488(B1) | 2001-06-01 | Miller et al. | Applicant |
| US6270389(B1) | 2001-08-01 | Kobayashi et al. | Applicant |
| US6274412(B1) | 2001-08-01 | Kydd et al. | Applicant |
| US6277740(B1) | 2001-08-01 | Goldstein | Applicant |
| US6294401(B1) | 2001-09-01 | Jacobson et al. | Applicant |
| US6296896(B1) | 2001-10-01 | Takahashi et al. | Applicant |
| US6317023(B1) | 2001-11-01 | Felten | Applicant |
| US6323096(B1) | 2001-11-01 | Saia et al. | Applicant |
| US6328894(B1) | 2001-12-01 | Chan et al. | Applicant |
| US6329899(B1) | 2001-12-01 | Hunt et al. | Applicant |
| US6338809(B1) | 2002-01-01 | Hampden-Smith et al. | Applicant |
| US6348295(B1) | 2002-02-01 | Griffith et al. | Applicant |
| US6356234(B1) | 2002-03-01 | Harrison et al. | Applicant |
| US6358567(B2) | 2002-03-01 | Pham et al. | Applicant |
| US6358611(B1) | 2002-03-01 | Nagasawa et al. | Applicant |
| US6368378(B2) | 2002-04-01 | Sasaki | Applicant |
| US6372158(B1) | 2002-04-01 | Hashimoto et al. | Applicant |
| US6379742(B1) | 2002-04-01 | Behm et al. | Applicant |
| US6379745(B1) | 2002-04-01 | Kydd et al. | Applicant |
| US6380778(B2) | 2002-04-01 | Uehara et al. | Applicant |
| US6395053(B1) | 2002-05-01 | Fau et al. | Applicant |
| US6399230(B1) | 2002-06-01 | Tormey et al. | Applicant |
| US6416150(B1) | 2002-07-01 | Kimura | Applicant |
| US6458327(B1) | 2002-10-01 | Vossmeyer | Applicant |
| US6458431(B2) | 2002-10-01 | Hill et al. | Applicant |
| US6467897(B1) | 2002-10-01 | Wu et al. | Applicant |
| US6487774(B1) | 2002-12-01 | Nakao et al. | Applicant |
| US6501663(B1) | 2002-12-01 | Pan | Applicant |
| US6503831(B2) | 2003-01-01 | Speakman | Applicant |
| US6537359(B1) | 2003-03-01 | Spa | Applicant |
| US6541433(B2) | 2003-04-01 | Schultz et al. | Applicant |
| US6548036(B2) | 2003-04-01 | Iida et al. | Applicant |
| US6555015(B1) | 2003-04-01 | Dailey et al. | Examiner |
| US6599631(B2) | 2003-07-01 | Kambe et al. | Applicant |
| US6645569(B2) | 2003-11-01 | Cramer et al. | Applicant |
| US6649138(B2) | 2003-11-01 | Adams et al. | Applicant |
| US6660680(B1) | 2003-12-01 | Hampden-Smith et al. | Applicant |
| US6667360(B1) | 2003-12-01 | Ng et al. | Applicant |
| US6713389(B2) | 2004-03-01 | Speakman | Applicant |
| US6730400(B1) | 2004-05-01 | Komatsu et al. | Applicant |
| US6743319(B2) | 2004-06-01 | Kydd | Applicant |
| US6753108(B1) | 2004-06-01 | Hampden-Smith et al. | Applicant |
| US6773614(B2) | 2004-08-01 | Field | Applicant |
| US6774036(B2) | 2004-08-01 | Goldstein | Applicant |
| US6780765(B2) | 2004-08-01 | Goldstein | Applicant |
| US6811885(B1) | 2004-11-01 | Andriessen et al. | Applicant |
| US6827772(B2) | 2004-12-01 | Foster | Applicant |
| US6830778(B1) | 2004-12-01 | Schulz et al. | Applicant |
| US6855196(B2) | 2005-02-01 | Kawamura et al. | Applicant |
| US6880909(B2) | 2005-04-01 | King et al. | Applicant |
| US6881239(B2) | 2005-04-01 | Uchida | Applicant |
| US6939576(B2) | 2005-09-01 | Deshpande et al. | Applicant |
| US6951666(B2) | 2005-10-01 | Kodas et al. | Applicant |
| US2001/0004477(A1) | 2001-06-01 | Fukunaga et al. | Applicant |
| US2001/0017085(A1) | 2001-08-01 | Kubo et al. | Applicant |
| US2002/0006723(A1) | 2002-01-01 | Goldstein | Applicant |
| US2002/0018861(A1) | 2002-02-01 | Hill et al. | Applicant |
| US2002/0020491(A1) | 2002-02-01 | Price et al. | Applicant |
| US2002/0058143(A1) | 2002-05-01 | Hunt et al. | Applicant |
| US2002/0079832(A1) | 2002-06-01 | Van Tongeren et al. | Applicant |
| US2002/0131254(A1) | 2002-09-01 | Schaper | Applicant |
| US2002/0148640(A1) | 2002-10-01 | Holl et al. | Applicant |
| US2002/0150678(A1) | 2002-10-01 | Cramer et al. | Applicant |
| US2002/0151161(A1) | 2002-10-01 | Furusawa | Applicant |
| US2002/0176987(A1) | 2002-11-01 | Yadav et al. | Applicant |
| US2003/0009726(A1) | 2003-01-01 | Chang et al. | Applicant |
| US2003/0020768(A1) | 2003-01-01 | Renn | Applicant |
| US2003/0060038(A1) | 2003-03-01 | Sirringhaus et al. | Applicant |
| US2003/0063155(A1) | 2003-04-01 | Nakao et al. | Applicant |
| US2003/0070569(A1) | 2003-04-01 | Bulthaup et al. | Applicant |
| US2003/0070747(A1) | 2003-04-01 | Kydd | Applicant |
| US2003/0073042(A1) | 2003-04-01 | Cernigliaro et al. | Applicant |
| US2003/0082485(A1) | 2003-05-01 | Bulthaup et al. | Applicant |
| US2003/0083203(A1) | 2003-05-01 | Hashimoto et al. | Applicant |
| US2003/0085057(A1) | 2003-05-01 | Hashimoto | Applicant |
| US2003/0096056(A1) | 2003-05-01 | Kawamura et al. | Applicant |
| US2003/0102099(A1) | 2003-06-01 | Yadav et al. | Applicant |
| US2003/0108664(A1) | 2003-06-01 | Kodas et al. | Applicant |
| US2003/0110978(A1) | 2003-06-01 | Abe et al. | Applicant |
| US2003/0116057(A1) | 2003-06-01 | Suzuki et al. | Applicant |
| US2003/0123259(A1) | 2003-07-01 | Furuya et al. | Applicant |
| US2003/0124259(A1) | 2003-07-01 | Kodas et al. | Applicant |
| US2003/0145680(A1) | 2003-08-01 | Ichida | Applicant |
| US2003/0146019(A1) | 2003-08-01 | Hirai | Applicant |
| US2003/0148024(A1) | 2003-08-01 | Kodas et al. | Applicant |
| US2003/0151030(A1) | 2003-08-01 | Gurin | Applicant |
| US2003/0161959(A1) | 2003-08-01 | Kodas et al. | Applicant |
| US2003/0168639(A1) | 2003-09-01 | Cheon et al. | Applicant |
| US2003/0175411(A1) | 2003-09-01 | Kodas et al. | Applicant |
| US2003/0180451(A1) | 2003-09-01 | Kodas et al. | Applicant |
| US2003/0183165(A1) | 2003-10-01 | Kakimoto et al. | Applicant |
| US2003/0185739(A1) | 2003-10-01 | Mangold et al. | Applicant |
| US2003/0185889(A1) | 2003-10-01 | Yan et al. | Applicant |
| US2003/0201244(A1) | 2003-10-01 | Ogawa et al. | Applicant |
| US2003/0207949(A1) | 2003-11-01 | Klabunde et al. | Applicant |
| US2003/0211246(A1) | 2003-11-01 | Kydd et al. | Applicant |
| US2003/0213614(A1) | 2003-11-01 | Furusawa et al. | Applicant |
| US2003/0215565(A1) | 2003-11-01 | Chang et al. | Applicant |
| US2003/0224104(A1) | 2003-12-01 | Fukunaga et al. | Applicant |
| US2003/0228748(A1) | 2003-12-01 | Nelson et al. | Applicant |
| US2004/0004209(A1) | 2004-01-01 | Matsuba et al. | Applicant |
| US2004/0030019(A1) | 2004-02-01 | Kim et al. | Applicant |
| US2004/0038808(A1) | 2004-02-01 | Hampden-Smith et al. | Applicant |
| US2004/0043691(A1) | 2004-03-01 | Abe et al. | Applicant |
| US2004/0058457(A1) | 2004-03-01 | Huang et al. | Applicant |
| US2004/0074336(A1) | 2004-04-01 | Daimon et al. | Applicant |
| US2004/0126708(A1) | 2004-07-01 | Jing et al. | Applicant |
| US2004/0140549(A1) | 2004-07-01 | Miyagawa | Applicant |
| US2004/0142165(A1) | 2004-07-01 | Fujii et al. | Applicant |
| US2004/0144958(A1) | 2004-07-01 | Conaghan et al. | Applicant |
| US2004/0144959(A1) | 2004-07-01 | Conaghan et al. | Applicant |
| US2004/0145858(A1) | 2004-07-01 | Sakurada | Applicant |
| US2004/0151893(A1) | 2004-08-01 | Kydd et al. | Applicant |
| US2004/0160465(A1) | 2004-08-01 | Baker-Smith et al. | Applicant |
| US2004/0173144(A1) | 2004-09-01 | Edwards et al. | Applicant |
| US2004/0182533(A1) | 2004-09-01 | Blum et al. | Applicant |
| US2004/0191695(A1) | 2004-09-01 | Ray et al. | Applicant |
| US2004/0196329(A1) | 2004-10-01 | Ready et al. | Applicant |
| US2004/0201648(A1) | 2004-10-01 | Sekiya | Applicant |
| US2004/0206941(A1) | 2004-10-01 | Gurin | Applicant |
| US2004/0223926(A1) | 2004-11-01 | Kobayashi | Applicant |
| US2004/0231594(A1) | 2004-11-01 | Edwards et al. | Applicant |
| US2004/0239730(A1) | 2004-12-01 | Kurosawa | Applicant |
| US2004/0247842(A1) | 2004-12-01 | Koyama et al. | Applicant |
| US2004/0250750(A1) | 2004-12-01 | Reda et al. | Applicant |
| US2004/0261700(A1) | 2004-12-01 | Edwards et al. | Applicant |
| US2004/0263564(A1) | 2004-12-01 | Maekawa et al. | Applicant |
| US2004/0265549(A1) | 2004-12-01 | Kydd | Applicant |
| US2005/0009230(A1) | 2005-01-01 | Hasei | Applicant |
| US2005/0037614(A1) | 2005-02-01 | Fukuchi | Applicant |
| US2005/0056118(A1) | 2005-03-01 | Xia et al. | Applicant |
| US2005/0078158(A1) | 2005-04-01 | Magdassi et al. | Applicant |
| US2005/0116203(A1) | 2005-06-01 | Takahashi et al. | Applicant |
| US2005/0207930(A1) | 2005-09-01 | Yamaguchi | Applicant |
| US2005/0238804(A1) | 2005-10-01 | Garbar et al. | Applicant |
| US2006/0001726(A1) | 2006-01-01 | Kodas et al. | Applicant |
| US2006/0047014(A1) | 2006-03-01 | Hopper et al. | Applicant |
| US2006/0083694(A1) | 2006-04-01 | Kodas et al. | Applicant |
| US2006/0158497(A1) | 2006-07-01 | Vanheusden et al. | Applicant |
| US2006/0159603(A1) | 2006-07-01 | Vanheusden et al. | Applicant |
| US2006/0162497(A1) | 2006-07-01 | Kodas et al. | Applicant |
| US2006/0163744(A1) | 2006-07-01 | Vanheusden et al. | Applicant |
| US2006/0165898(A1) | 2006-07-01 | Kodas et al. | Applicant |
| US2006/0165910(A1) | 2006-07-01 | Kodas et al. | Applicant |
| US2006/0166057(A1) | 2006-07-01 | Kodas et al. | Applicant |
| US2006/0176350(A1) | 2006-08-01 | Howarth et al. | Applicant |
| EP410765(A3) | 1990-07-01 | Applicant | |
| EP449309(B9) | 1991-03-01 | Applicant | |
| EP537502(B1) | 1992-09-01 | Applicant | |
| EP641670(B1) | 1994-08-01 | Applicant | |
| EP696515(B1) | 1995-05-01 | Applicant | |
| EP930641(A3) | 1999-01-01 | Applicant | |
| EP995718(B1) | 1999-09-01 | Applicant | |
| EP977212(A2) | 2000-02-01 | Applicant | |
| EP982090(A1) | 2000-03-01 | Applicant | |
| EP1083578(A1) | 2001-03-01 | Applicant | |
| EP1107298(A2) | 2001-06-01 | Applicant | |
| EP1302895(A3) | 2002-04-01 | Applicant | |
| EP1335393(A1) | 2002-04-01 | Applicant | |
| EP995718(B1) | 2002-11-01 | Applicant | |
| EP1493780(A1) | 2003-04-01 | Applicant | |
| EP1323793(A1) | 2003-07-01 | Applicant | |
| EP1340568(A1) | 2003-09-01 | Applicant | |
| EP1342760(A1) | 2003-09-01 | Applicant | |
| EP1544905(A1) | 2003-09-01 | Applicant | |
| EP1515348(A2) | 2005-03-01 | Applicant | |
| JP62-113164 | 1987-05-01 | Applicant | |
| JP1-303787 | 1989-07-01 | Applicant | |
| JP2002-124016 | 1990-05-01 | Applicant | |
| JP2000-011875 | 2000-01-01 | Applicant | |
| JP2000-182889 | 2000-06-01 | Applicant | |
| JP2004-311725 | 2004-04-01 | Applicant | |
| JP2005-191059 | 2005-07-01 | Applicant | |
| JP2005-219873 | 2005-08-01 | Applicant | |
| WO89/05567 | 1989-06-01 | Applicant | |
| WO97/48257 | 1997-12-01 | Applicant | |
| WO98/37133(A1) | 1998-08-01 | Applicant | |
| WO99/16556(A1) | 1999-04-01 | Applicant | |
| WO99/16601(A1) | 1999-04-01 | Applicant | |
| WO99/17351(A1) | 1999-04-01 | Applicant | |
| WO99/61911 | 1999-12-01 | Applicant | |
| WO/10197(A1) | 2000-02-01 | Applicant | |
| WO/10736 | 2000-03-01 | Applicant | |
| WO/29208(A1) | 2000-05-01 | Applicant | |
| WO/69235(A1) | 2000-11-01 | Applicant | |
| WO/72224(A1) | 2000-11-01 | Applicant | |
| WO1/54203(A2) | 2001-07-01 | Applicant | |
| WO/01/56736(A2) | 2001-08-01 | Applicant | |
| WO1/82315(A1) | 2001-11-01 | Applicant | |
| WO1/87503(A1) | 2001-11-01 | Applicant | |
| WO2/04698(A2) | 2002-01-01 | Applicant | |
| WO2/05294(A1) | 2002-01-01 | Applicant | |
| WO2/098576(A1) | 2002-12-01 | Applicant | |
| WO3/018645(A1) | 2003-03-01 | Applicant | |
| WO3/032084(A2) | 2003-04-01 | Applicant | |
| WO3/035279(A1) | 2003-05-01 | Applicant | |
| WO3/038002(A1) | 2003-05-01 | Applicant | |
| WO3/051562(A1) | 2003-06-01 | Applicant | |
| WO3/106573(A1) | 2003-12-01 | Applicant | |
| WO2004/027787(A1) | 2004-04-01 | Applicant | |
| WO2004/030072(A1) | 2004-04-01 | Applicant | |
| WO2004/050260(A3) | 2004-06-01 | Applicant | |
| WO2004/050350(A1) | 2004-06-01 | Applicant | |
| WO2004/062890(A2) | 2004-07-01 | Applicant | |
| WO2004/063295(A1) | 2004-07-01 | Applicant | |
| WO2004/068918(A3) | 2004-08-01 | Applicant | |
| WO2004/078641(A1) | 2004-09-01 | Applicant | |
| WO2004/104153(A1) | 2004-12-01 | Applicant | |
| WO2004/105985(A1) | 2004-12-01 | Applicant | |
| WO2005/044451(A1) | 2005-05-01 | Applicant |
Non-Patent Literature (82)
- All-Polymer Thin Film Transistors Fabricated by High-Resolution Ink-jet Printing, Kawase, T., et al., “IEEE International Electron Devices Meeting”, pp. 25.5.1-25.5.4 (2000).Applicant
- All-Polymer Thin Film Transistor Fabricated by High-Resolution Ink-jet Printing, Shimoda, T., et al., “IEEE International Solid-State Circuits Conference” Session. 16 (2004).Applicant
- Custom Color Liquid Development (LID) Process, Goodman, N.B., “Xerox Disclosure Journal” vol. 21, No. 2, pp. 157 (1996).Applicant
- Ink Jet color Copier and Universal Printer, Pearson R.C., et al., “IBM Technical Disclosure Bulletin” vol. 16, No. 1, pp. 144-145 (1973).Applicant
- Pending U.S. Appl. No. 11/331,237, entitled “Ink-Jet Printing of Compositionally Non-Uniform Features”, filed Jan. 13, 2006.Applicant
- Pending U.S. Appl. No. 11/331,185 entitled “Controlling Ink Migration During the Formation of Printable Electronic Features”, filed Jan. 13, 2006.Applicant
- Pending U.S. Appl. No. 11/331,186, entitled “Replacement of Passive Electrical Components”, filed Jan. 13, 2006.Applicant
- Pending U.S. Appl. No. 11/331,239, entitled “Processes for Planarizing Substrates and Encapsulating Printable Electronic Features”, filed Jan. 13, 2006.Applicant
- Pending U.S. Appl. No. 11/331,187, entitled “Optimized Multi-Layer Printing of Electronics and Displays”, filed Jan. 13, 2006.Applicant
- Pending U.S. Appl. No. 11/331,189, entitled “A System and Process for Manufacturing Application Specific Printable Circuits (ASPC's) and Other Custom Electronic Devices”, filed Jan. 13, 2006.Applicant
- Inkjet Printing of Nanosized Silver Colloids, Lee, H-H. et al., “Nanotechnology” 16, pp. 2436-2441 (2005).Applicant
- Monolayer-Protected Clusters: Molecular Precursors to Metal Films, Wuelfing, P.W. et al., “American Chemical Society” vol. 13, No. 1, pp. 87-95 (2001).Applicant
- Oligomeric Ketoester Precursors For Improved Polyimide Planarization and Gapfilling; “IBM Technical Disclosure Bulletin”, vol. 30, No. 1, pp. 343-346 (1987).Applicant
- Porosity-Grain Growth Relationships in the Sintering of Nanocrystalline Ceramics, Mayo, M.J. et al., “Nanostructured Materials” vol. 3, pp. 43-52 (1993).Applicant
- Smoothing of Irregular SiO2 Surfaces, Spencer, O.S., “IBM Technical Disclosure Bulletin” vol. 20, No. 11B, pp. 4842-4843 (1978).Applicant
- Blum, A.E., et al., “Measurement of Clay Surface Areas By Polyvinylpyrrolidone (PVP) Sorption and Its Use For Quantifying Illite and Smectite Abundance”, Clays and Clay Minerals, vol. 52, No. 5, pp. 589-602 (2004).Applicant
- Carotenuto, G., et al., “A Qualitative Model for the Growth Mechanism of Silver Clusters in Polymer Solution”, The European Physical Journal B, pp. 437-441 (2001).Applicant
- Fievet, F., et al., “Preparing Monodisperse Metal Powders I Micrometer and Submicrometer Sizes by the Polyol Process”, MRS Bulletin, Dec. 1989.Applicant
- Lee, H.K., et al., “One-step preparation of ultrafine poly(acrylonitrile) fibers containing silver nanoparticles”, Material Letters, 59, pp. 2977-2980 (2005).Applicant
- Xia, Y., et al., “Shape-Controlled Synthesis of Metal Nanostructures: The Case of Silver”, Chemistry, A European Journal, 11, pp. 454-463 (2005).Applicant
- Advanced Materials Systems for Ultra-Low-Temperature, Digital, Direct-Write Technologies, Digital, Direct Write Technologies, Vanheusden, et al., “Direct-Write Technologies for Rapid Prototyping Applications”, pp. 123-173 (2001).Applicant
- Dispersion and Stability of Silver Inks, Tay, et al., “Journal of Materials Science” vol. 37, pp. 4653-4661 (2002).Applicant
- Ethylene Glycol-Mediated Synthesis of Metal Oxide Nanowires, X. Jiang, Y. Wang, T. Herricks, Y. Xia, “Journal of Materials Chemistry” 14, 695-703 (2004).Applicant
- Fine Line Conductor Manufacturing Using Drop-On-Demand PZT Printing Technology, Szczech, et al. “IEEE Transactions on Electronics Packaging Manufacturing” vol. 25, No. 1 (2002).Applicant
- Gold and Silve Nanoparticles: A Class of Chromophores with Colors Tunable in the Range from 400 to 750 nm, Y. Sun, Y. Xia, “The Analyst, The Royal Scoiety of Chemistry” 128, 686-691 (2003).Applicant
- Ink Jet Printing of Hybrid Circuits, R.W. Vest, Tweedell and B.C. Buchanan, “Hybrid Microelectronics” 6, 261, 267 (1983).Applicant
- Ink-Jet Printed Nanoparticle Microelectromechanical Systems, Fuller, et al., “Journal of Microelectromechanical Systems” vol. 11, No. 1 (2002).Applicant
- Ink-Jet Printing of Catalyst Patterns for Electroless Metal Deposition, Shah, et al., “American Chemical Society” 15, 1584-1587 (1999).Applicant
- Large-Scale Synthesis of Monodispers Nanorods of Se/Te Alloys Through A Homogeneous Nucleation and Solution Growth Process, B. Mayers, B. Gates, Y. Yin, Y. Xia, “Advanced Materials” 13, No. 18 (2001).Applicant
- Large-Scale Synthesis of Silver Nanocubes: The Role of HICI in Promoting Cube Perfection and Monodispersity, S.H. Im, Y.T. Lee, B. Wiley, Y. Xia “Angewandte Chemical International Edition” 44, 2154-2157 (2005).Applicant
- Large-Scale Synthesis of Uniform Nanowires through a Soft, Self-Seeding, Polyol Process “Advanced Materials” 14, No. 11 (2002).Applicant
- Late-News Paper: Inkjet-Printed Bus and Address Electrodes For Plasma Display, Furusawa, et al., “SID 02 Digest” pp. 753-755 (2002).Applicant
- Liquid Ink Jet Printing With MOD Inks for Hybrid Microcircuits, K.F. Teng, R.W. Vest “IEEE Transaction on Components, Hybrids and Manufacturing Technology” vol. CHMT-12, No. 4, 545-549 (1987).Applicant
- Materials, Silver Ink for Jet Printing “NASA Tech Briefs” Aug. 1989.Applicant
- Microwave-polyol Process for Metal Nanophases, S. Komarneni, H. Katsuki, D. Li, A.S. Bhalla “Journal of Physics, Condensed Matter” 16, S1305-S1312 (2004).Applicant
- New Development of Nonlinear Optical Crystals for the Ultraviolet Region with Molecular Engineering Approach, C. Chen, Y. Wang, Y. Xia, B. Wu, D. Tang, K. Wu, Z. Wenrong, L. Yu, L. Mei “Journal of Applied Physics” 77, (6) 1995).Applicant
- New Nonlinear Optical Crystals for UV and VUV Harmonic Generation, Y. Xia, C. Chen, D. Tang, B Wu Advanced Materials: 7, No. 1 (1995).Applicant
- Physical Mechanisms Governing Pattern Fidelity in Microscale Offset Printing, Darhuber, et al. “Journal of Applied Physics”, vol. 90, No. 7, pp. 3602-3609 (2001).Applicant
- Polyol Synthesis of Uniform Silver Nanowires: A Plausible Growth Mechanism and the Supporting Evidence, Y. Sun, B Mayers, T. Herricks, Y. Xia “Nano Letters” vol. 3, No. 7, 955-960 (2003).Applicant
- Polyol Synthesis of Silver Nanoparticles: Use of Choloride and Oxygen to Promote the Formation of Single-Crystal, Truncated Cubes and Tetrahedrons, B. Wiley, T. Herricks, Y. Sun, Y. Xia “Nano Letters” vol. 4, No. 9, 1733-1739 (2004).Applicant
- Polyol Synthesis of Platinum Nanoparticles: Control of Morphology with Sodium Nitrate, T. Herricks, J. Chen, Y. Xia “Nano Letters” vol. 4, No. 12, 2367-2371 (2004).Applicant
- Polyol Synthesis of Platinum Nanostructures: Control of Morphology Through the Manipulation of Reduction Kinetics, J. Chen, T. Herricks, Y. Xia “Angewandte Chemical International Edition” 44, 2589-2592 (2005).Applicant
- Polyol Synthesis of Silver Nanostructures: Control of Product Morphology with Fe(II) or Fe(III) Species, B. Wiley, Y. Sun, Y. Xia “Langmuir The ACS Journal of Surfaces and Colloids” Vo 21, No. 18 (2005).Applicant
- Preparation and Characterization of Nano-Sized Ag/PVP Composites for Optical Applications, G Carotenuto, G.P. Pepe, L. Nicolais “The European Physical Journal B” 16, 11-17 (2000).Applicant
- Preparation of Colloidal Silver Dispersions By The Polyol Process Part 1—Synthesis and Characterization, P.Y. Silvert, R. Herrera-Urbina, N. Duvauchelle, V. Vijayakrishan, K. Tekaia-Elhsissen “Journal of Materials Chemistry” 6(4), 573-577 (1996).Applicant
- Preparation of Colloidal Silver Dispersions By The Polyol Process Part 2—Mechanism of Particle Formation, P.-Y. Silvert, R. Herrera-Urbina, K. Tekaia-Elhsissen “Journal of Materials Chemistry” 7(2), 293-299 (1997).Applicant
- Preparation of Gold, Platinum, Palladium and Silver Nanoparticles by the Reduction of their Salts with a Weak Reductant-Potassium Bitartrate, Y. Tan, X. Dai, Y. Li, D. Zhu “Journal of Materials Chemistry” 13, 1069-1075 (2003).Applicant
- Preparation of Polychrome Silver Nanoparticles in Different Solvents, R. He, X. Qian, J. Yin, Z. Zhu “Journal of Materials Chemistry” 12, 3783-3786 (2002).Applicant
- PVP Protective Mechanism of Ultrafine Silve Powder Synthesized by Chemical Reduction Processes, Z. Zhang, B. Zhao, L. Hu “Journal of Solid State Chemistry” 121, 105-110, Article No. 0015 (1996).Applicant
- Shape-Controlled Synthesis of Gold and Silver Nanoparticles, Y. Sun, Y. Xia “Science Magazine” vol. 298, pp. 2176-2179 (2002).Applicant
- Shape-Controlled Synthesis of Silver and Gold Nanostructures, B. Wiley, Y. Sun, J. Chen, H. Cang, Z.Y. Li, X. Li, Y. Xia “MRS Bulletin” vol. 30 (2005).Applicant
- Silver Nanowires Can Be Directly Coated with Amorphous Silica to Generate Well-Controlled Coaxial Nanocables of Silver/Silica, Y. Yin, Y. Lu, Y. Sun, Y. Xia “Nano Letters” vol. 2, No. 4, 427-430 (2002).Applicant
- Site Selective Copper and Silver Electroless Metallization Facilitated by a Photolithographically Patterned Hydrogen Silsesquioxane Mediated Seed Layer, Harness, et al. “American Chemical Society” , 2002.Applicant
- Snythesis of Monodisperse Au, Pt, Pd, Ru and Ir Nanoparticles in Ethylene Glycol, F.Bonet, V. Delmas, S. Grugeon, R. Herrera Urbina, P-Y. Silvert, K. Tekaia-Elhsissen “NanoStructured Materials” vol. 11, No. 8, pp. 1277-1284 (1999).Applicant
- Synthesis of Monodisperse Submicronic Gold Particles by the Polyol Process, P-Y. Silvert, K. Tekaia-Elhsissen “Solid State Ionics” 82, 53-60 (1995).Applicant
- Tape Compositions For The Deposition of Electronic Features, T. Kodas, U.S. Appl. No. 10/274,495 (Oct. 18, 2002).Applicant
- Transformation of Silver Nanospheres into Nanobelt and Triangular Nanoplates Through a Thermal Process, Y. Sun, B. Mayers, Y. Xia “Nano Letters” vol. 3, No. 5, 675-679 (2003).Applicant
- Triangular Nanoplates of Silver: Synthesis, Characterization, and Use as Sacrificial Templates for Generating Triangular Nanorings of Gold, Y. Sun, Y. Xia “Advanced Materials” 15, No. 9 (2003).Applicant
- Uniform Silver Nanowires Synthesis by Reducing AgNO3 with Ethylene Glycol in the Presence of Seeds and Poly(Vinyl Pyrrolidone), Y. Sun, Y. Yin, B.T. Mayers, T. Herricks, Y. Xia “Chemical Materials” 14, 4736-4745 (2002).Applicant
- ITT Cuts Costs of PC Board Manufacturing, K. Dreyfack, “Electronics” vol. 52, No. 17 (1979).Applicant
- (2005) “How Printable Computers Will Work”, Worldwide Web Reference Source, http://computer.howstuffworks.com/printable-computer.htm/printable Date Retrieved: May 23, 2005.Applicant
- (2005) “Definiitions of inkjet printer on the Web:”, Worldwide Web Reference Source, http://www.google.com/search?hl=en&lr=&oi+defmore&q=define:inkjet+printer Date Retrieved: May 23, 2005.Applicant
- (2005) “Screen Printing Technology, Principles of Screen-printing”, Worldwide Web Reference Source, http://www.spauk.co.uk/TechnicalPages/Screen%20TP.pdf Date Retrieved: May 3, 2006.Applicant
- (Unknown) “Lithography—definition of Lithography in Encyclopedia”, Worldwide Web Reference Source, http://encyclopedia.laborlawtalk.com/Lithography Date Retrieved: May, 25, 2005.Applicant
- (2006) “Photolithography: Definition and Much More from Answers.com”, Worldwide Web Reference Source, http://www.answers.com/topic/photolithography Date Retrieved: May, 25, 2005.Applicant
- (Dec. 3, 2002) “Printing Drawings and Photographic Images”, Worldwide Web Reference Source, http://histclo.hispeed.com/photo/photo-print.html Date Retrieved: May 25, 2005.Applicant
- (Apr. 5, 2006) “Photolithography”, Worlwide Web Reference Source, http://www.ece.gatech.edu/research/labs/vc/theory/photolith.html Date Retrieved: May 25, 2005.Applicant
- Measurement of Clay Surface Areas by Polyvinylpyrrolidone (PVP) Sorption and Its Use for Quantifying Illite and Smectite Abundance, A.E. Blum, D.D. Eberl,“Clays and Clay Mineals”, vol. 52, No. 5, 589-602 (2004).Applicant
- Metal Nanoparticle Compositions, Vanheusden, et al. U.S. Appl. No. 11/331,211, filed Jan. 13, 2006.Applicant
- Separation of Metal Nanoparticles, Vanheusden, et al. U.S. Appl. No. 11/331,238, filed Jan. 13, 2006.Applicant
- Production of Metal Nanoparticles, Vanheusden, et al. U.S. Appl. No. 11/331,230, filed Jan. 13, 2006.Applicant
- Printable Electronic Conductors, Vanheusden, et al. U.S. Appl. No. 11/231,230, filed Jan. 13, 2006.Applicant
- Replacement of Passive Electrical Components, Howarth, et al. U.S. Appl. No. 11/331,186, filed Jan. 13, 2006.Applicant
- Circuit Modeling and Selective Deposition, Howarth, et al. U.S. Appl. No. 11/331,188, filed Jan. 13, 2006.Applicant
- Ink-Jet Printing of Compositionally Non-Uniform Features, Vanheusden, et al. U.S. Appl. No. 11/331,237, Jan. 13, 2006.Applicant
- Printable Electronic Features on Non-Uniform Substrate and Processes for Making Same, Vanheusden, et al., U.S. Appl. No. 11/331,190, filed Jan. 13, 2006.Applicant
- Controlling Ink Migration During the Formation of Printable Electronic Features, Kowalski, et al., U.S. Appl. No. 11/331,185, filed Jan. 13, 2006.Applicant
- Processes for Planarizing Substrates and Enapsulating Printable Electronic Features, Mark Kowalski, U.S. Appl. No. 11/331,239, Jan. 13, 2006.Applicant
- Optimized Multi-Layer Printing of Electroics and Displays, Edwards, et al. U.S. Appl. No. 11/331/187, filed Jan. 13, 2006.Applicant
- A System and Process for Manufacturing Application Specific Printable Circuits (ASPC's) and Other Custom Electronic Devices, Chuck Edwards, U.S. Appl. No. 11/331,189, filed Jan. 13, 2006.Applicant
- A System and Process for Manufacturing Custom Electronics by Combining Traditional Electronics with Printable Electronics, Chuck Edwards, U.S. Appl. No. 11/331,191, filed Jan. 13, 2006.Applicant
- Security Features, Their Use, and Processes for Making Them, Hampden-Smith, et al. U.S. Appl. No. 11/331,233, Jan. 13, 2006.Applicant