US 7,443,030 B2Grant
Thin silicon based substrate
Issue Date:2008-10-28
•10 Claims
•8 Drawing Sheets
Abstract
Embodiments of the invention provide a device with a die and a substrate having a similar coefficient of thermal expansion to that of the die. The substrate may comprise a silicon base layer. Build up layers may be formed on the side of the base layer further from the die.
Metadata
Assignee
- Intel Corporation
Inventors
- Sriram Muthukumar
- Devendra Natekar
Application Information
Application Number:US 11/388,354
Filing Date:2006-03-23
Priority Date:2004-10-11
Art Unit:2818
Classifications
IPC:
H01L29/00
Patent Drawings (8 sheets)
Description
[0001] This is a Divisional Application of, and claims priority under 35 U.S.C. 120 from, Ser. No. 10/963,489 filed Oct. 11, 2004, now U.S. Pat. No. 7,049,208, which is presently pending.
BACKGROUND
Background of the Invention
[0002] To make a system with an integrated circuit device, such as a microprocessor or other related computer component, a microelectronic die is often bonded to a substrate, which is then coupled to another component such as a printed wired board. Electrical contacts on the die with a small pitch may be connected to corresponding contacts on the side of the substrate facing the die. On the other side of the substrate, there may be contacts with a larger pitch to allow easier connection to a printed wired board or other component. One or more levels of vias and traces separated by dielectric material may make the transition between the small pitch at the die side of the substrate to the larger pitch at the other side of the substrate. A die attached to a substrate is also easier to handle than a lone die.
[0003] For performance and other reasons, modem semiconductor dies often employ ultra low k (dielectric value) interlayer dielectric layers, which typically have low mechanical strength. Accordingly, the interlayer dielectric layers are sensitive to stress, such as stress created by mismatched coefficients of thermal expansion of the die and a substrate to which the die is attached.
BRIEF DESCRIPTION OF THE DRAWINGS
[0004] FIG. 1 is a side cross sectional view of a device that includes a microelectronic die and a substrate connected to the die.
[0005] FIGS. 2 a through 2i are cross sectional side views that illustrate how the substrate of FIG. 1 may be fabricated according to one embodiment of the present invention.
[0006] FIG. 3 is a flow chart that illustrates how the device of FIG. 1 may be made according to one embodiment of the present invention.
[0007] FIG. 4 illustrates a system in accordance with one embodiment.
DETAILED DESCRIPTION
[0008] In various embodiments, an apparatus and method relating to the formation of a substrate are described. In the following description, various embodiments will be described. However, one skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details, or with other methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of various embodiments of the invention. Similarly, for purposes of explanation, specific numbers, materials, and configurations are set forth in order to provide a thorough understanding of the invention. Nevertheless, the invention may be practiced without specific details. Furthermore, it is understood that the various embodiments shown in the figures are illustrative representations and are not necessarily drawn to scale.
[0009] Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments.
[0010] Various operations will be described as multiple discrete operations in turn, in a manner that is most helpful in understanding the invention. However, the order of description should not be construed as to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation.
[0011] FIG. 1 is a side cross sectional view of a device 100 that includes a microelectronic die 130, a substrate 102 connected to the die 130 and having a coefficient of thermal expansion (“CTE”) similar to that of the die 130, and a printed circuit board 140 connected to the substrate 102, according to one embodiment of the invention. The die 130 may include one or more dielectric layers 132. Some or all of these dielectric layers 132 may be low k (dielectric value) materials, with, for example a k value below about 3. Such low k dielectric value materials may have low mechanical strengths that may not stand up to stresses generated by a mismatch in CTE between the die and substrate 102 during temperature changes. In embodiments where all or part of the substrate 102 has a similar CTE to that of the die 130, such stresses may be reduced.
[0012] The die 130 may include electrical contacts 134 by which electrical signals may pass to and from devices, such as transistors, of the die 130. The electrical contacts 134 of the die 130 may have a first pitch, or distance between the many electrical contacts 134. The electrical contacts 134 of the die 130 may be connected, electrically and/or mechanically, to electrical contacts 114 of the substrate 102. The contacts 114 of the substrate 102 may have a pitch substantially the same as the pitch of the contacts 134 of the die 130, so the contacts 134, 114 may match up for simple connection.
[0013] As illustrated in FIG. 1 , the electrical contacts 134 of the die may be connected to the electrical contacts 114 of the substrate by connectors 136 such as solder balls. Other types of connectors may be used in alternate embodiments. For example, the connectors 136 may be copper bumps rather than solder, there may be a direct metal-to-metal bond between the contacts 134, 114, or other methods or structures may be used to connect the contacts 134, 114.
[0014] The substrate 102 may include a base or core layer 104 on which the other layers and structures may be fabricated. In some embodiments, the base layer 104 may comprise silicon. For example, in an embodiment where the die 130 is made largely of silicon, having a substrate 102 with a base layer 104 of silicon may result in the CTE of both the die 130 and substrate 102 being similar, so that stresses generated during heating and cooling of the device 100 may be significantly reduced. In other embodiments, the base layer 104 may comprise other materials, which may be selected to correspond closely to the CTE of the die 130.
[0015] There may be one or more build up layers 106, which may be on a side or surface of the base layer 104 furthest from the die 130. In an embodiment, the build up layers 106 may include one or more layers of dielectric material 108. The build up layers 106 may also include one or more trace layers with traces 110 separated by the dielectric material 108. There may be vias 112 that extend through the layers of dielectric material 108 to electrically connect the different layers of traces 110 to each other.
[0016] There may be electrical contacts 116 at a side of the substrate 102 furthest from the die 130. The electrical contacts 116 at the side of the substrate 102 furthest from the die 130 may be electrically connected to the electrical contacts 114 on the side of the substrate 102 closest to the die 130 by the traces 110 and vias 112 of the build up layers 106 as well as vias 105 extending through the base layer 104. The vias 105 through the base layer 104 may have a pitch approximately equal to the pitch of the contacts 114.
[0017] The thickness 120 of the base layer 104 may be less than 200 microns in one embodiment. In another embodiment, the thickness 120 may be less than about 150 microns. In yet another embodiment, the thickness 120 may be between about 100 and 150 microns. In yet other embodiments, the thickness 120 may be a different value. The vias 105 through the base layer 104 may have various aspect ratios in various embodiments, including between about 3:1 and 7:1 (height to width), less than 3:1, or greater than 7:1.
[0018] The total thickness 118 of the substrate may be between about 0.2 mm and about 0.3 mm in one embodiment. In other embodiments, the thickness 118 may be less or greater. The thickness of the build up layers 106 (the total thickness 118 minus the thickness 120 of the base layer 104) may be between about 180 microns and about 100 microns in one embodiment. The thickness of the build up layers 106 may be between about 100 microns and about 80 microns in one embodiment. Other embodiments may have greater or smaller thicknesses of the build up layers 106. This thickness may be made of multiple layers of dielectric material 108 and trace layers, each having a thickness of about 8-12 microns, although in other embodiments the thickness of each layer of the build up layers 106 may be greater or less.
[0019] In an embodiment, the pitch of the contacts 134, 114 and vias 105 may be less than about 200 microns. In another embodiment, the pitch may be between about 120 to about 180 microns, or between about 100 microns to about 130 microns, while other embodiments may have different pitches. In some embodiments, the pitch of the contacts 134, 114 and vias 105 may be related to the thickness of the base layer 104. In an embodiment, with a vias 105 having a diameter of about 12 microns, the pitch of the contacts 134, 114 and vias 105 may be 65 microns or greater.
[0020] A printed circuit board 140, such as a printed wired board or other printed circuit board type, may have electrical contacts 142. The contacts 142 of the printed circuit board 140 may have a pitch greater than the pitch of the contacts 134, 114 and vias 105. The electrical contacts 142 of the printed circuit board may be electrically and/or mechanically connected to the contacts 116 of the substrate 102. The pitch of the contacts 116 of the substrate may also be greater than the pitch of the contacts 134, 114 and vias 105, and may be approximately equal to the pitch of the contacts 142 of the circuit board 140. The electrical contacts 116 of the substrate 102 may be connected to the electrical contacts 142 of the circuit board 140 by connectors 144 such as solder balls. Other types of connectors 144 may be used in alternate embodiments. For example, the connectors 144 may be copper bumps rather than solder, there may be a direct metal-to-metal bond between the contacts 116, 142, pins such as in a pin grid array may be used as connectors 144, or other methods or structures may be used to connect the contacts 116, 142. Thus, the printed circuit board 140 may be electrically connected to the die 130 by the contacts 116, 142, traces and vias 110, 112, vias 105, and contacts 114, 134.
[0021] In some embodiments, the substrate 102 may also include active or passive devices (not shown), such as transistors, resistors, or other devices. For example, in embodiments where the base layer 104 may comprise silicon, the devices may be fabricated on the base layer 104 using known silicon fabrication processes prior to formation of the build up layers 106. Alternatively, discrete active or passive devices (not shown) may be mounted on the side of the base layer 104 without the build up layers 106 to provide such devices in close proximity to the die 130. Additional conductors may be formed in or on the base layer 104 to connect these devices to the die 130 via the contacts 114, 134 and conductors 136.
[0022] FIGS. 2 a through 2i are cross sectional side views that illustrate how the substrate 102 of FIG. 1 may be fabricated according to one embodiment of the present invention.
[0023] FIG. 2 a illustrates a piece of base material 202. In some embodiments, the base material 202 may comprise a material with a similar CTE to that of the die 130 to which the substrate 102 will be attached. In one embodiment, the base material 202 may comprise silicon.
[0024] FIG. 2 b illustrates conductors 204 formed on the base material 202. The conductors 204 may be contact pads later to be connected to the vias 105, and may be formed by depositing and patterning a conductive material on the base material 202. In some embodiments, active or passive devices (not shown) may be fabricated on the base material 202. These active or passive devices may be fabricated prior or subsequent to forming the conductors 204 on the base material 202, and the vias 105, traces 110, and other electrical conductors may be connected to the active or passive devices.
[0025] FIG. 2 c illustrates a first dielectric layer 206 formed on the conductors 204. In various embodiments, various types of dielectric material may be used for the dielectric layer 206, with various processes used to apply the dielectric material.
[0026] FIG. 2 d illustrates traces 208 in a trace layer in the first dielectric layer 206, and conductive vias 212 formed through the first dielectric layer 206 to connect the traces 208 to the conductors 204. FIG. 2 d also illustrates a second dielectric layer 210 formed on top of the traces 208 and first dielectric layer 206.
[0027] FIG. 2 e illustrates the contacts 116 formed in the second dielectric layer 210, along with vias 214 connecting the contacts 116 to the traces 208 in the first dielectric layer 206. Note that while only two dielectric layers 206, 210 are shown in FIG. 2 e, several more dielectric layers and layers of traces may be formed before forming the contacts 116. For example, in some embodiments there may be two to six layers of dielectric material and traces, although more layers may be used. In an embodiment, the trace layer may have a thickness of about 15 microns, and a dielectric layer may have a thickness from about 20 to about 30 microns, although other embodiments may include layers with different thicknesses. This may result in a total thickness of the build up layers 106 being as described with respect to FIG. 1 , above. FIG. 2 e illustrates that the pitch 216 of the contacts 116 may be greater than the pitch 218 of the contact pads 204, which may have about the same pitch as the contacts 114.
[0028] FIG. 2 f illustrates the base layer 104, which may be formed by thinning the base material 202 in some embodiments. In an embodiment, after forming the build up layers 106 on the base material 202, a thinning operation, such as a back-grinding operation similar to that performed on the back side of a microelectronic die, is performed to reduce the thickness of the base material 202 and form the base layer 104.
[0029] FIG. 2 g illustrates the formation of via holes 218 in the base layer 104. The via holes 218 may extend from one surface of the base layer 104 to the conductors 204 that were formed on the other surface of the base layer 104. The via holes 218 may be formed by a wet etch process, a dry etch process, a mixed wet and dry etch process, or another process. The via holes 218 may have various aspect ratios in various embodiments, including between about 3:1 and 7:1 (height to width), less than 3:1, or greater than 7:1. The via holes 218 may have various shapes in different embodiments, including substantially vertically-walled via holes 218, via holes 218 with sloped walls, via holes with a flared section toward the top and substantially vertical walls further from the surface of the base layer 104. In some embodiments, the opening of the via holes 218 may have various widths, such as between 60 and 10 microns, or greater or smaller sizes. Various processes may be used to form the via holes 218, and may determine the aspect ratio and shape of the via holes. 218.
[0030] FIG. 2 h illustrates a passivation layer 220 formed on the surface of the base layer 104 and via holes 218. The passivation layer 220 may comprise in some embodiments silicon oxide, silicon nitride, or another material. Additional layers, such as a seed layer, a barrier layer, or an adhesion layer may be formed as well as, or in addition to the passivation layer 220. For example, in an embodiment, a seed/barrier layer may be deposited using sputtering, and may comprise Ta, TaN, Cu, Ti, and/or TiN.
[0031] FIG. 2 i illustrates the vias 105 that have been formed in the via holes 218 and the contacts that may be formed on the vias 105. The vias 105 may be formed by electroplating in one embodiment, although other processes may be used in other embodiments. The conductive contacts 114 may then be formed in electrical contact with the vias 105. At this point, there may be an electrical connection between the contacts 114 on one side of the substrate 102 with the contacts 116 on the other side of the substrate 102.
[0032] FIG. 3 is a flow chart 300 that illustrates how the device 100 may be made, according to one embodiment. The substrate 102 may be formed 302. This may be done as described above with respect to FIGS. 2 a through 2i in one embodiment, although different ways to form 302 the substrate 102 may also be used. The die 130 may also be formed 304. Various known methods within the art may be used to form 304 the die 130.
[0033] The die 130 and substrate 102 may be attached 306 to form a die-substrate package. In an embodiment, the die 130 is a flip chip that is mounted to the substrate 102 and attached 306 using a bonding process such as solder bumps, thermo-compression bonding, eutectic bonding, anodic bonding, or another process.
[0034] The die-substrate package may then be mounted 308 to another component such as a printed circuit board. The printed circuit board may be, for example, a printed wired board. The package may be mounted 308 by a ball grid array (BGA) of solder bumps, by a pin grid array (PGA), or another method. In some embodiments, additional components may be connected to the printed circuit board to form a larger system.
[0035] FIG. 4 illustrates such a system 400 in accordance with one embodiment. As illustrated, for the embodiment, system 400 includes computing device 402 for processing data. Computing device 402 may include a motherboard 404. Motherboard 404 may be connected to in particular a processor 406, and a networking interface 408 coupled to a bus 410. More specifically, processor 406 may comprise the device 100. The processor 406 may include a processor die coupled to a substrate similar to that described earlier. The motherboard 404 may be an example of the printed circuit board 140 of FIG. 1 , in some embodiments, with other components coupled thereto.
[0036] Depending on the applications, system 400 may include other components, including but are not limited to volatile and non-volatile memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, mass storage (such as hard disk, compact disk (CD), digital versatile disk (DVD) and so forth), and so forth. These components may be communicably connected to the die so that electrical signals may pass therebetween.
[0037] In various embodiments, system 400 may be a personal digital assistant (PDA), a mobile phone, a tablet computing device, a laptop computing device, a desktop computing device, a set-top box, an entertainment control unit, a digital camera, a digital video recorder, a CD player, a DVD player, or other digital device of the like.
[0038] The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Various additional layers and/or structures may be included or omitted from the described embodiment. Processes described may performed in a different order than the described embodiment and steps may be left out/or added in additional embodiments. This description and the claims following include terms, such as left, right, top, bottom, over, under, upper, lower, first, second, etc. that are used for descriptive purposes only and are not to be construed as limiting. The embodiments of a device or article described herein can be manufactured, used, or shipped in a number of positions and orientations. Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the above teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims
We claim:
1. A device, comprising:
a silicon layer with a first side and a second side opposite the first side;
a plurality of conductive vias through the silicon layer from the first side to the second side;
a first dielectric layer on the second side;
a first conductive trace layer having conductive traces on the first dielectric layer, the conductive traces being electrically connected to the conductive vias;
a second dielectric layer on the first conductive trace layer;
a first plurality of conductive contacts, the first plurality of conductive contacts being electrically connected to the conductive traces;
a second plurality of conductive contacts on the first side of the silicon layer, the second plurality of conductive contacts being electrically connected to the plurality of conductive vias.
2. The device of claim 1, further comprising a plurality of active devices formed on the silicon layer.
3. The device of claim 1, further comprising a plurality of passive devices formed on the silicon layer.
4. The device of claim 1, further comprising third, fourth, and fifth sixth dielectric layers alternating with second, third, and fourth conductive trace layers on the second dielectric layers.
5. The device of claim 1, wherein the first plurality of conductive contacts has a first pitch and the second plurality of conductive contacts has a second pitch smaller than the first pitch, and the first plurality of conductive contacts are electrically connected to the second plurality of conductive contacts.
6. The device of claim 1, further comprising a microelectronic die having a third plurality of conductive contacts with a third pitch approximately the same as the second pitch, the microelectronic die positioned adjacent the first side of the silicon layer and wherein the second plurality of conductive contacts are electrically connected to the third plurality of conductive contacts.
7. A device, comprising:
a silicon layer with a first side and a second side opposite the first side;
a plurality of conductive vias through the silicon layer from the first side to the second side;
a first dielectric layer on the second side;
a first conductive trace layer having conductive traces on the first dielectric layer, the conductive traces being electrically connected to the conductive vias;
a second dielectric layer on the first conductive trace layer;
a first plurality of conductive contacts, the first plurality of conductive contacts being electrically connected to the conductive traces;
a second plurality of conductive contacts on the first side of the silicon layer, wherein the first plurality of conductive contacts has a first pitch and the second plurality of conductive contacts has a second pitch smaller than the first pitch, and the first plurality of conductive contacts are electrically connected to the second plurality of conductive contacts; and
a microelectronic die having a third plurality of conductive contacts with a third pitch approximately the same as the second pitch, the microelectronic die positioned adjacent the first side of the silicon layer and wherein the second plurality of conductive contacts are electrically connected to the third plurality of conductive contacts.
8. The device of claim 7, further comprising a plurality of active devices formed on the silicon layer.
9. The device of claim 7, further comprising a plurality of passive devices formed on the silicon layer.
10. The device of claim 7, further comprising third, fourth, and fifth sixth dielectric layers alternating with second, third, and fourth conductive trace layers on the second dielectric layers
Patent Citations (55)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3842189(A) | 1974-10-01 | Southgate | Applicant |
| US4642889(A) | 1987-02-01 | Grabble | Applicant |
| US5321583(A) | 1994-06-01 | McMahon | Applicant |
| US5350886(A) | 1994-09-01 | Miyazaki et al. | Examiner |
| US5477933(A) | 1995-12-01 | Nguyen | Examiner |
| US5578526(A) | 1996-11-01 | Akram et al. | Applicant |
| US5796417(A) | 1998-08-01 | Nobel | Applicant |
| US5944537(A) | 1999-08-01 | Smith et al. | Applicant |
| US6068669(A) | 2000-05-01 | Farnworth et al. | Applicant |
| US6245594(B1) | 2001-06-01 | Wu et al. | Applicant |
| US6255740(B1) | 2001-07-01 | Tsuji et al. | Applicant |
| US6265245(B1) | 2001-07-01 | Farnworth et al. | Applicant |
| US6274821(B1) | 2001-08-01 | Echigo et al. | Examiner |
| US6372620(B1) | 2002-04-01 | Oosawa et al. | Applicant |
| US6451627(B1) | 2002-09-01 | Coffman | Applicant |
| US6469908(B2) | 2002-10-01 | Patel et al. | Applicant |
| US6524115(B1) | 2003-02-01 | Gates et al. | Applicant |
| US6528349(B1) | 2003-03-01 | Patel et al. | Applicant |
| US6528874(B1) | 2003-03-01 | Lijima et al. | Applicant |
| US6548328(B1) | 2003-04-01 | Sakamoto et al. | Applicant |
| US6582983(B1) | 2003-06-01 | Runyon et al. | Applicant |
| US6589855(B2) | 2003-07-01 | Miyamoto et al. | Applicant |
| US6589870(B1) | 2003-07-01 | Katoh | Applicant |
| US6617236(B2) | 2003-09-01 | Oosawa et al. | Applicant |
| US6646337(B2) | 2003-11-01 | Lijima et al. | Applicant |
| US6671947(B2) | 2004-01-01 | Bohr | Applicant |
| US6674297(B1) | 2004-01-01 | Florence, Jr. et al. | Applicant |
| US6753614(B2) | 2004-06-01 | Yamazaki et al. | Applicant |
| US6782610(B1) | 2004-08-01 | Lijima et al. | Applicant |
| US6828221(B2) | 2004-12-01 | Lijima et al. | Applicant |
| US6884709(B2) | 2005-04-01 | Lijima et al. | Applicant |
| US6908792(B2) | 2005-06-01 | Bruce et al. | Applicant |
| US7244125(B2) | 2007-07-01 | Brown et al. | Applicant |
| US2002/0171133(A1) | 2002-11-01 | Mok et al. | Applicant |
| US2003/0003779(A1) | 2003-01-01 | Rathburn | Applicant |
| US2003/0092220(A1) | 2003-05-01 | Akram | Applicant |
| US2003/0099097(A1) | 2003-05-01 | Mok et al. | Applicant |
| US2003/0103338(A1) | 2003-06-01 | Vandentop et al. | Applicant |
| US2003/0207492(A1) | 2003-11-01 | Maeda et al. | Applicant |
| US2004/0043533(A1) | 2004-03-01 | Chua et al. | Applicant |
| US2004/0089464(A1) | 2004-05-01 | Yamada | Applicant |
| US2004/0099960(A1) | 2004-05-01 | Adae-Amoakoh et al. | Examiner |
| US2004/0129451(A1) | 2004-07-01 | Wachtler | Applicant |
| US2005/0003650(A1) | 2005-01-01 | Ramanathan et al. | Applicant |
| US2005/0026476(A1) | 2005-02-01 | Mok et al. | Applicant |
| US2005/0239275(A1) | 2005-10-01 | Muthukumar et al. | Applicant |
| US2005/0263869(A1) | 2005-12-01 | Tanaka et al. | Applicant |
| US2005/0282374(A1) | 2005-12-01 | Hwang et al. | Applicant |
| US2006/0038303(A1) | 2006-02-01 | Sterrett et al. | Applicant |
| US2006/0046433(A1) | 2006-03-01 | Sterrett et al. | Applicant |
| US2006/0077644(A1) | 2006-04-01 | Nickerson et al. | Applicant |
| US2006/0094340(A1) | 2006-05-01 | Ouderkirk et al. | Applicant |
| US2006/0112550(A1) | 2006-06-01 | Kim et al. | Applicant |
| US2007/0001277(A1) | 2007-01-01 | Ichikawa | Applicant |
| US2007/0007983(A1) | 2007-01-01 | Salmon | Applicant |
Non-Patent Literature (46)
- Masahiro Sunohara et al., “Development of Wafer Thinning and Double-Side Bumping Technologies for the Three-Dimensional Stacked LSI”, 2002 Electronic Components and Technology Conference, pp. 238-245.Applicant
- Naotaka Tanaka et al., “Guidelines for Structural and Material-System Design of a Highly Reliable 3D die-Stacked Module with Copper Through-Vias”, 2003 Electronic Components and Technology Conference, pp. 597-602.Applicant
- Naotaka Tanaka et al., “Mechanical Effects of Copper Through-Vias in a 3D Die-Stacked Module”, 2002 Electronic Components and Technology Conference, pp. 473-479.Applicant
- Kazumasa Tanida et al., “Ultra-high-density 3D Chip Stacking Technology”, 2003 Electronic Components and Technology Conference, pp. 1084-1089.Applicant
- Manabu Tomisaka et al., “Electroplating Cu Fillings for Through-Vias for Three-Dimensional Chip Stacking”, 2002 Electronic Components and Technology Conference, pp. 1432-1438.Applicant
- Mitsuo Umemoto et al., “Non-metallurgical Bonding Technology with Super-narrow Gap for 3D Stacked LSI”, 2002 Electronics Packaging Technology Conference, pp. 285-288.Applicant
- Mitsuo Umemoto et al., “Superfine Flip-Chip Interconnection in 20μm-Pitch Utilizing Reliable Microthin Underfill Technology for 3D Stacked LSI”, 2002 Electronic Components and Technology Conference, 2002 Electronic Components and Technology Conference, pp. 1454-1459.Applicant
- Terry L. Sterrett et al., “Thinning Semiconductor Wafers”, U.S. Appl. No. 10/925,775, Filed Aug. 25, 2004.Applicant
- Terry L. Sterrett et al., “Etched Interposer for Integrated Circuit Devices”, U.S. Appl. No. 10/924,396, Filed Aug. 23, 2004.Applicant
- Sriram Muthukumar et al., “Compliant Multi-Composition Interconnects”, U.S. Appl. No. 10/832,178, Filed Apr. 26, 2004.Applicant
- Mould et al., “A New Alternative for Temporary Wafer Mounting,” (2002) GaAsMANTECH Conference, 4 pages.Applicant
- North Corporation, “Neo-Manhattan Technology: A Novel HDI Manufacturing Process,” from IPC Flex & Chips Symposium, Feb. 2003, 32 pages.Applicant
- Mallik, D. et al., “Advanced Package Technologies for High-Performance Systems,” Intel Technology Journal, vol. 9, Issue 4, Nov. 9, 2005, pp. 259-272.Applicant
- Dataweek, “Stacked-CSP Delivers Flexibility, Reliability and Space-Saving Capabilities,”, Aug. 27, 2003, 5 pages, retrieved from the internet at: http://dataweek.co.za/news.asp?pklNewsID=11744&pklIssueID=348pklCategoryID=36.Applicant
- Intel Corporation, “Silicon: Packaging Solutions for a Mobile Marketplace,” retrieved from the internet at: http://web.archive.org/web/20040101-20041231re—/http://www.intel.com/research/silicon/mobilepackaging.htm.Applicant
- McCormick, A., “Pins & Vias: New Processes, Materials Extend Flexible Circuit Use,” May 2003, 3 pages, retrieved from the internet at: http://neasia.nikkeibp.com/nea/200305/manu—244639.html.Applicant
- Chipsupply.com, “Chip Scale Packaging (CSP),” 5 pages, retrieved from the internet at: http:// www.chipsupply.com/corporate/interconnect%20solutions/chip%20scale.htm, date is unknown.Applicant
- IMEC, “Advanced Packaging Technologies to Bridge the Interconnect Technology Gap,” pp. 1-8, date is unknown.Applicant
- Intel Corporation, “The Chip Scale Package (CSP)”, 2000 Packaging Databook, 2000, Ch 15, pp. 15-1 through 15-16.Applicant
- IVF—The Swedish Institute of Production Engineering Research, “Chapter B: Flip-Chip Technology”, 7 pages, retrieved from the internet at: http://extra.ivf.se/ngl/B-Flip-Chip/ChapterB1.htm, date is unknown.Applicant
- Mahajan R. et al., “The Evolution of Microprocessor Packaging,” Intel Technology Journal, Q3, 2000, pp. 1-10.Applicant
- Mahajan, R. et al., “Emerging Directions for Packaging Technologies,” Intel Technology Journal, vol. 6, Issue 2, May 2002, pp. 62-75.Applicant
- U.S. Appl. No. 10/924,396, Office Action, mailed on Nov. 13, 2007, USPTO, 15 pages.Applicant
- Sterrett et al., Amendment and Response to Office Action for U.S. Appl. No. 10/924,396, entitled: Etched Interposer for Integrated Circuit Devices, response filed Feb. 13, 2008, 11 pages.Applicant
- U.S. Appl. No. 10/924,396, Office Action, mailed on Sep. 13, 2006, USPTO, 9 pages.Applicant
- Sterrett et al., Amendment and Response to Office Action for U.S. Appl. No. 10/924,396, entitled: Etched Interposer for Integrated Circuit Devices, response filed Dec. 13, 2006, 9 pages.Applicant
- U.S. Appl. No. 10/925,775, Office Action, mailed on Oct. 17, 2007, USPTO, 5 pages.Applicant
- Sterrett et al., Appeal Brief for U.S. Appl. No. 10/925,775, entitled: Thinning Semiconductor Wafers, Appeal Brief filed Jan. 11, 2008, 13 pages.Applicant
- U.S. Appl. No. 10/925,775, Office Action, mailed on Apr. 26, 2007, USPTO, 6 pages.Applicant
- Sterrett et al., Amendment and Response to Office Action for U.S. Appl. No. 10/925,775, entitled: Thinning Semiconductor Wafers, response filed Jul. 23, 2007, 3 pages.Applicant
- U.S. Appl. No. 10/925,775, Office Action, mailed on Nov. 28, 2006, USPTO, 6 pages.Applicant
- Sterrett et al., Amendment and Response to Office Action for U.S. Appl. No. 10/925,775, entitled: Thinning Semiconductor Wafers, response filed Dec. 8, 2005, 3 pages.Applicant
- U.S. Appl. No. 10/925,775, Office Action, mailed on Aug. 8, 2006, USPTO, 8 pages.Applicant
- Sterrett et al., Amendment and Response to Office Action for U.S. Appl. No. 10/925,775, entitled: Thinning Semiconductor Wafers, response filed Sep. 19, 2006, 5 pages.Applicant
- U.S. Appl. No. 10/832,178, Advisory Action, mailed on Jan. 30, 2008, USPTO, 3 pages.Applicant
- Muthukumar et al., Amendment and Response to Office Action for U.S. Appl. No. 10/832,178, entitled: Compliant Multi-Composition Interconnects, response filed Feb. 11, 2008, 6 pages.Applicant
- U.S. Appl. No. 10/832,178, Office Action, mailed on Oct. 12, 2007, USPTO, 12 pages.Applicant
- Muthukumar et al., Amendment and Response to Office Action for U.S. Appl. No. 10/832,178, entitled: Compliant Multi-Composition Interconnects, response filed Jan. 10, 2008, 10 pages.Applicant
- U.S. Appl. No. 10/832,178, Office Action, mailed on May 1, 2007, USPTO, 12 pages.Applicant
- Muthukumar et al., Amendment and Response to Office Action for U.S. Appl. No. 10/832,178, entitled: Compliant Multi-Composition Interconnects, response filed Aug. 9, 2007, 12 pages.Applicant
- U.S. Appl. No. 10/832,178, Advisory Action, mailed on Jan. 30, 2007, USPTO, 3 pages.Applicant
- Muthukumar et al., Amendment and Response to Office Action for U.S. Appl. No. 10/832,178, entitled: Compliant Multi-Composition Interconnects, response filed Feb. 16, 2007, 11 pages.Applicant
- U.S. Appl. No. 10/832,178, Office Action, mailed on Oct. 16, 2006, USPTO, 13 pages.Applicant
- Muthukumar et al., Amendment and Response to Office Action for U.S. Appl. No. 10/832,178, entitled: Compliant Multi-Composition Interconnects, response filed Jan. 19, 2007, 13 pages.Applicant
- U.S. Appl. No. 10/832,178, Office Action, mailed on May 16, 2006, USPTO, 11 pages.Applicant
- Muthukumar et al., Amendment and Response to Office Action for U.S. Appl. No. 10/832,178, entitled: Compliant Multi-Composition Interconnects, response filed Jul. 31, 2006, 11 pages.Applicant