US 7,170,807 B2Grant

Data storage device and refreshing method for use with such device

Issue Date:2007-01-30

•24 Claims

•6 Drawing Sheets

Abstract

A data storage device such as a DRAM memory having a plurality of data storage cells 10 is disclosed. Each data storage cell 10 has a physical parameter which varies with time and represents one of two binary logic states. A selection circuit 16, writing circuits 18 and a refreshing circuit 22 apply input signals to the data storage cells to reverse the variation of the physical parameter with time of at least those cells representing one of the binary logic states by causing a different variation in the physical parameter of cells in one of said states than in the other.

Metadata

Assignee

Innovative Silicon S.A.

Inventors

Pierre Fazan
Serguei Okhonin

Application Information

Application Number:US 11/048,387

Filing Date:2005-02-01

Priority Date:2002-04-18

Art Unit:2827

Classifications

IPC:

G11C7/00G11C11/24G11C11/34

Patent Drawings (6 sheets)

Description

[0001] This application is a divisional of application Ser. No. 10/487,162, filed Feb. 17, 2004 (U.S. Pat. No. 6,982,918), which is the National Stage of International Application No. PCT/EP03/02747, filed Mar. 17, 2003, which claims priority to European Patent Application Serial No. 02077116, filed May 29, 2002, and European Patent Application Serial No. 02405314, filed Apr. 18, 2002.

[0002] The present invention relates to a data storage device, and relates particularly, but not exclusively, to a semiconductor memory device. The invention also relates to a method of refreshing a data storage device.

[0003] DRAM (Dynamic Random Access Memory) devices are known in which an array of charge storage cells is provided, each storage cell consisting of a single transistor and a single capacitor. As is well known, each storage cell stores a single binary data bit according to whether the associated capacitor is charged (data state “1”) or discharged (data state “0”). It is also well known that the charge stored in the charged capacitors decays with time, and that it is therefore necessary to rewrite the data to the charged storage cells by periodically recharging the capacitors. A conventional DRAM arrangement of this type is shown in FIG. 1. The DRAM device shown in FIG. 1 is provided with m columns and n rows. A data storage cell 10 consisting of a single transistor and a single capacitor is located at each intersection of a row and a column.

[0004] For each data storage cell, the source of the associated transistor is connected to one terminal of a capacitor, the other terminal of which is connected to a ground terminal or a given reference voltage (not shown), the gates of the transistors of each row are connected together by a respective conductive track 12, and the drains of the transistors of each column are connected together by a respective conductive track 14. Each of the conductive tracks 12 is connected to a selection circuit 16 for sequentially scanning the conductive tracks 12 of the memory device, and the conductive tracks 14 are each connected to respective writing circuits 18i and reading circuits 20i, where i varies from 1 to m.

[0005] In order to refresh the charge states of the data storage cells 10 to counteract the effect of the charge stored in each capacitor decaying with time, the selection circuit 16 scans lines 1 to n by sequentially applying a signal to each conductive track 12 to successively switch on the transistors of all of the data storage cells 10 connected to the conductive track 12 being addressed. This in turn enables the reading circuits 20i to determine the charge state of the associated capacitor by determining the current flowing through each transistor. In response to the determination of the charge state of each capacitor determined by the associated reading circuit 20i, the associated writing circuit 18i causes the capacitor to be recharged or not, depending on its previous charge state.

[0006] Prior art DRAM devices of the type shown in FIG. 1 suffer from the drawback that modern memory devices have capacities typically of the order of 1 Gb, such devices typically comprising 1048576 lines. The refreshing process typically requires 10 to 50 ns for each line, as a result of which the refreshing process for a 1 Gb device typically requires 10 to 50 ms. Since the refreshing process must typically be carried out about 10 times per second, the time necessary for the refreshing process is of the same order of magnitude as that remaining for the data reading and writing operations. This results in the time required for refreshing limiting the capacity of the memory devices and requiring that special steps be taken to reduce leakage currents.

[0007] Preferred embodiments of the present invention seek to overcome the above disadvantages of the prior art.

[0008] According to an aspect of the present invention, there is provided a data storage device comprising:

[0009] a plurality of data storage cells, each said cell having a physical parameter in use which varies with time and has one of two data representing states, each said data representing state representing a respective binary logic state; and

[0010] refreshing means for applying input signals to each said data storage cell to at least partially reverse variation of said physical parameter with time of at least those data storage cells in a predetermined one of said states, wherein said input signals cause a different variation in said physical parameter in cells in one of said data representing states than the variation caused in cells in the other of said data representing states.

[0011] Data refreshing means are provided to at least partially reverse the variation of said physical parameter with time by means of input signals causing a different variation in said physical parameter in cells in one of said data representing states than the variation caused in cells in the other of said data representing states. This provides the advantage that each data storage cell can be re-written without the need to read the state of each cell in order to enable the re-write operation to proceed. In addition, the write signal can be input to all data storage cells simultaneously, thus significantly increasing the speed of the refreshing operation compared with prior art devices.

[0012] In a preferred embodiment, said at least partial reversal of said physical parameter occurs to a greater extent for said cells in said predetermined one of said data representing states than in the other of said states, and said input signals are applied sufficiently frequently in use that said states remain distinguishable from each other.

[0013] The device may further comprise writing means for applying input signals to each said data storage cell to adjust said physical parameter of said cell to select the binary logic state represented by each said data storage cell.

[0014] The device may further comprise reading means for determining the data representing state of each said data storage cell.

[0015] Said input signals may at least partially reverse variation of said physical parameter for cells in each of said data representing states.

[0016] The data storage device may be a semiconductor device.

[0017] In a preferred embodiment, at least some of said data storage cells each comprise a respective field effect transistor having a first threshold voltage when in said first state and a second threshold voltage when in said second state.

[0018] In a preferred embodiment, at least one said field effect transistor comprises a respective source, a respective drain, a respective body arranged between the corresponding said source and said drain and adapted to retain an electrical charge generated in said body representing one or the other of two binary data states, and at least one respective gate adjacent the corresponding said body, wherein said refreshing means is adapted to apply voltage signals between at least one said gate and said drain of each said cell lying between said first and second threshold voltages.

[0019] Said refreshing means may be adapted to also apply signals to at least partially reverse the variation of said physical parameter in the other of said data representing states.

[0020] Said refreshing means is preferably adapted to apply signals partially reversing the variation of said charge in the other of said data representing states by means of recombination of charge carriers with charge carriers of opposite polarity.

[0021] The device may be a memory device.

[0022] According to another aspect of the present invention, there is provided a method of refreshing data in a data storage device comprising a plurality of data storage cells, each said cell having a physical parameter in use which varies with time and has one of two data representing states, each said data representing state representing a respective binary logic state, the method comprising applying input signals to each said data storage cell to at least partially reverse variation of said physical parameter with time of at least those data storage cells in a predetermined one of said states, wherein said input signals cause a different variation in said physical parameter in cells in one of said data representing states than the variation caused in cells in the other of said data representing states.

[0023] Said input signals may cause said at least partial reversal of said physical parameter occurs to a greater extent for said cells in said predetermined one of said data representing states than in the other of said states.

[0024] The method may further comprise the step of applying signals to at least partially reverse the variation of said physical parameter in the other of said data representing states.

[0025] The step of applying signals to at least partially reverse the variation of said physical parameter in the other of said data representing states preferably causes recombination of charge carriers with charge carriers of opposite polarity.

[0026] Said input signals may at least partially reverse variation of said physical parameter for cells in each of said data representing states.

[0027] A preferred embodiment of the invention will now be described, by way of example only and not in any limitative sense, with reference to the accompanying drawings, in which:

[0028] FIG. 1 is a schematic representation of a prior art DRAM memory device;

[0029] FIG. 2 is a schematic representation, corresponding to FIG. 1, of a DRAM device embodying the present invention;

[0030] FIG. 3 shows a pulse pattern to be applied to the gates and drains of the transistors of the device of FIG. 2 during a refresh operation; and

[0031] FIG. 4 shows the variation of charge with time in the body of each transistor of the device of FIG. 2 in each of the two charge states.

[0032] Referring to FIG. 2, in which parts common to the device of FIG. 1 are denoted by like reference numerals, a DRAM device has an array of m columns and n lines of memory cells 10, each of which comprises an NMOS SOI (silicon on insulator) field effect transistor, as described in greater detail in European patent application number 01810587.4 (which corresponds, at least in part, to U.S. Pat. No. 6,969.662). As described in greater detail in that document, it is possible to generate a charge in the body of such a transistor by the application of predetermined voltage pulses between the gate and drain and between the source and drain of the transistor. (See, for example. FIG. 5). In particular, a positive charge is generated and stored in the body of an NMOS transistor by means of the application of a voltage between the source and drain of the transistor when in its conductive state, the voltage difference between the source and drain generating electron-hole pairs by impact ionisation. The electrons are then removed to the source or drain, and the holes are stored in the body of the transistor. The positive charge can be removed by forward biasing the body-drain junction.

[0033] In the DRAM device of FIG. 2, the source of each transistor is connected to a ground terminal, the gates of the transistors of each line are connected to a conductive track 12, and the drains of the transistors of each column are connected to a conductive track 14. As in the device of FIG. 1, the conductive tracks 12 are all connected to a selection circuit 16, and a writing circuit 18i and reading circuit 20i is connected to each conducting track 14. A refreshing circuit 22 is also provided, the refreshing circuit 22 being connected to each of the conductive tracks 12 via the selection circuit, and to each of the conductive tracks 14 via the corresponding writing circuits 18i.

[0034] European patent application no. 01810587.4 describes how data can be written to the individual memory cells 10 of the DRAM device of FIG. 2, and how the charge state, representing the binary data state, of each memory cell 10 can be determined. The “zero” and “one” binary states of each stored bit are represented by the presence or absence of a net electric charge of a predetermined polarity in the body of the transistor. In order to refresh the data written to the memory cells 10, the refreshing circuit 22 causes the selection circuit 16 and writing circuit 18i to apply pulse in to all of the lines, and pulse 12, as shown in FIG. 3, to all of the columns.

[0035] Pulse I₁beginning at time t₁and ending at time t₂is applied to the gates of all of the transistors for a duration of some nanoseconds, and comprises a pulse of +0.6V applied to the gates, and +1.2V applied to the drains of the transistors. Pulse I₂, which begins at time t₃and ends at time t₄, also having a duration of some nanoseconds, consists of the application of a pulse of −2V to the gates alone. The times t₂and t₃may be coincident.

[0036] Referring now to FIG. 4, which shows in detail how the charge C stored in the transistor body of each memory cell 10 varies with time for each charge state (representing binary “0” and binary “1” states respectively), the line between the two curves indicates charge level C_ntowards which both charge levels tend if no refreshing operation is carried out. It will be appreciated that the two charge levels chosen to represent the respective data states must be sufficiently far apart as to remain distinguishable from each other throughout the range of allowed variation of charge of each level.

[0037] The cells 10 initially have a net positive charge represented by holes stored in the body of the transistor (representing state “1”) or a much lower negative or substantially zero charge (representing state “0”), i.e. the two charged states being higher than or lower than charge level C_nrespectively. Without a refresh operation, the difference between these two charge levels decays generally logarithmically with time.

[0038] As disclosed in more detail in earlier European patent application no. 01810587.4, the electrical properties of the SOI MOSFET transistors of each data storage cell 10 vary according to the amount of charge stored in the body of the respective transistor. In particular, the threshold voltage of transistors in the higher charge state is lower than that of the transistors in the lower charge state.

[0039] When pulse I₁is applied at time t₁, the voltage applied to the gates is arranged to be between the respective threshold voltages of the transistors in the higher and lower charge states. As a result, the transistor in the higher charge state is switched to its conductive state, i.e. a conductive channel between the source and drain forms in the body of the transistor in the vicinity of the gate, and a current can flow in the channel between the source and the drain at the interface of the body and the insulating layer adjacent the gate. This current flowing in the channel creates electron and hole pairs in the vicinity of the drain by impact ionisation, the holes being stored in the body, while the electrons are removed by the drain. In this way, the positive charge stored in the body of the transistors in the higher charge state increases by an amount Δ1, while the charge of the transistors in the lower charge state increases by a much smaller amount Δ2, since no conductive channel is formed in the transistors of lower charge state. Δ1 is generally 2 to 3 orders of magnitude greater than Δ2. It is found that electrons are trapped in structural defects in the body at its interface with the insulating film between the body and the gate generally to the same extent, regardless of whether the transistors are in the higher or lower charge state.

[0040] At time t₃, which is shown in FIG. 4 for the sake of clarity as being coincident with time t₂, the second pulse I₂begins and causes the charge in the transistors of both charge states to be reduced. The pulse 12 consists of a voltage of −2V applied to the gates, which attracts holes stored in the body of each transistor to the corresponding interface of the body and dielectric film, with the result that the holes recombine with electrons trapped in structural defects at the interface, reducing the net positive charge stored in the body. As can be seen from FIG. 4, in this way, the charge in the higher state is reduced back to its initial level, and the charge in the lower state is restored to its previous level. The charge in the transistor in the upper state is reduced by Δ4, and is reduced by Δ3 in the transistor in the lower state, Δ4 and Δ3 being approximately equal to each other.

[0041] It can therefore be seen that because pulse I₁has a much more significant effect on transistors in the higher state than in the lower state, this pulse can be applied to all of the memory cells 10 simultaneously, with the effect that the “1” states are refreshed, without the transistors in the “0” state being converted to the “1” state and without the necessity of reading the charge state of each memory cell 10. This permits a refresh process to be made by whole memory blocks allowing, for example in the case of a 1 Gigabit memory, a refresh process approximately 1000 times faster than in the prior art. It is also possible to use transistors having technical characteristics less difficult to achieve than in the prior art, in particular, transistors having a lower charge retention time, for which the cost is consequently lower.

[0042] It will be appreciated by persons skilled in the art that the above embodiment has been described by way of example only, and not in any limitative sense, and that various alterations and modifications are possible without departure from the scope of the invention as defined by the appended claims. In particular, the order of application of pulses I₁and I₂can be reversed, and the above process described with reference to NMOS transistors can also be applied to PMOS transistors, the polarity of the voltages applied to the gates in that case being reversed. Also, JFET type transistors can be used as well as MOSFET type transistors. Furthermore, as well as being applicable to DRAM memory type devices, it will be appreciated by persons skilled in the art that the refreshing process can be applied to other types of data storage device, such as optical imaging devices and memory devices other than DRAM memories.

Claims

What is claimed is:

1. A semiconductor memory array comprising:

a plurality of memory cells, including a first memory cell and a second memory cell, wherein each memory cell of the plurality of memory cells includes an associated transistor having a source region, a drain region, an electrically floating body region disposed therebetween, and a gate disposed over the electrically floating body region, and wherein each memory cell further includes a charge in the body region of the associated transistor which varies with time and

a first data state representative of a first charge provided in the body region of the associated transistor, and

a second data state representative of a second charge in the body region of the associated transistor, wherein the first charge is greater than the second charge; and

circuitry, coupled to the plurality of memory cells, to simultaneously apply first electrical signals to the first memory cell, which is in the first data state, and the second memory cell, which is in the second data state, wherein, in response to the first electrical signals, the first memory cell is refreshed and the second memory cell maintains the second data state.

2. The semiconductor memory array of claim 1 wherein the circuitry includes a refreshing circuit, a selection circuit and a writing circuit.

3. The semiconductor memory array of claim 1 wherein, in response to the first electrical signals, the first memory cell is refreshed by increasing the number of majority carriers in the body region of the associated transistor.

4. The semiconductor memory array of claim 1 wherein, in response to the first electrical signals, the first memory cell is in the first state.

5. The semiconductor memory array of claim 1 wherein, in response to the first electrical signals, the second memory cell is in the second state.

6. The semiconductor memory array of claim 1 wherein the conductivity of memory cells in the first state is higher than the conductivity of memory cells in the second state.

7. The semiconductor memory array of claim 1 wherein, in response to the first electrical signals:

the first memory cell includes a conductive channel in the body region of the associated transistor and between the source region and the drain region of the associated transistor; and

the second memory cell does not include a conductive channel in the body region of the associated transistor and between the source region and the drain region of the associated transistor.

8. The semiconductor memory array of claim 1 wherein the circuitry simultaneously applies second electrical signals to the first and second memory cells, wherein, in response to the second electrical signals, the second memory cell is refreshed and the first memory cell maintains the first data state.

9. The semiconductor memory array of claim 8 wherein, in response to the second electrical signals, the second memory cell is refreshed by reducing the number of majority carriers in the body region of the associated transistor.

10. The semiconductor memory array of claim 8 wherein the second electrical signals include (1) a second gate signal applied: (i) to the gate of the transistor associated with the first memory cell and (ii) to the gate of the transistor associated with the second memory cell, and (2) a second drain signal applied: (i) to the drain region of the transistor associated with the first memory cell and (ii) to the drain region of the transistor associated with the second memory cell.

11. The semiconductor memory array of claim 1 wherein the first electrical signals include (1) a first gate signal applied: (i) to the gate of the

transistor associated with the first memory cell and (ii) to the gate of the transistor associated with the second memory cell, and (2) a first drain signal applied: (i) to the drain region of the transistor associated with the first memory cell and (ii) to the drain region of the transistor associated with the second memory cell.

12. A semiconductor memory array comprising:

a plurality of memory cells, each memory cell including an associated transistor having a source region, a drain region, an electrically floating body region disposed therebetween, and a gate disposed over the electrically floating body region and separated therefrom by a dielectric, wherein each memory cell (i) further includes a charge in the body region of the associated transistor which varies with time and (ii) is reversibly programmed in:

a first data state which is representative of a first charge state provided in the body region of the associated transistor; and

a second data state which is representative of a second charge in the body region of the associated transistor, wherein the first charge is greater than the second charge; and

circuitry, coupled to the plurality of memory cells, to apply first electrical signals to the plurality of memory cells wherein:

memory cells that are in the first data state, in response to the first electrical signals, are refreshed, and

memory cells that are in the second data state, in response to the first electrical signals, maintain the second data state.

13. The semiconductor memory array of claim 12 wherein the circuitry includes a refreshing circuit, a selection circuit and a writing circuit.

14. The semiconductor memory array of claim 12 wherein, in response to the first electrical signals, each memory cell that is in the first data state is refreshed by increasing the number of majority carriers in the body region of the associated transistor.

15. The semiconductor memory array of claim 12 wherein, in response to the first electrical signals:

the transistor of each memory cell in the first data state includes a conductive channel, in the body region, between the source region and the drain region; and

the transistor of each memory cell in the second data state does not include a conductive channel, in the body region, between the source region and the drain region.

16. The semiconductor memory array of claim 12 wherein the conductivity of memory cells in the first state is higher than the conductivity of memory cells in the second state.

17. The semiconductor memory array of claim 12 wherein the circuitry simultaneously applies second electrical signals to the plurality of memory cells, wherein, in response, the memory cells that are in the second data state are refreshed, and the memory cells that are in the first data state maintain the first data state.

18. The semiconductor memory array of claim 17 wherein, in response to the second electrical signals, each memory cell that is in the second data state is refreshed by reducing the number of majority carriers in the body region of the associated transistor.

19. The semiconductor memory array of claim 12 wherein the first electrical signals include (1) a first gate signal applied to the gate of each transistor of each memory cell of the plurality of memory cells and (2) a first drain signal applied to the drain region of each transistor of each memory cell of the plurality of memory cells.

20. A semiconductor memory array comprising:

a plurality of memory cells arranged in a matrix form, each memory cell including an associated transistor having a source region, a drain region, an electrically floating body region disposed therebetween, and a gate disposed over the electrically floating body region and separated therefrom by a dielectric, wherein each memory cell is in:

a first data state which is representative of a first charge in the body region of the associated transistor; or

a second data state which is representative of a second charge in the body region of the associated transistor; and

circuitry, coupled to the plurality of memory cells, to simultaneously apply first electrical signals to a plurality of memory cells wherein, in response to the first electrical signals, the memory cells: (1) that are in the first data state are refreshed, and (2) that are in the second data state maintain the second data state.

21. The semiconductor memory array of claim 20 wherein the circuitry includes a refreshing circuit, a selection circuit and a writing circuit.

22. The semiconductor memory array of claim 20 wherein, in response to the first electrical signals, each memory cell that is in the first data state is refreshed by increasing the number of majority carriers in the body region of the associated transistor.

23. The semiconductor memory array of claim 20 wherein, in response to the first electrical signals:

the transistor of each memory cell in the first data state includes a conductive channel, in the body region, between the source region and the drain region; and

the transistor of each memory cell in the second data state does not include a conductive channel, in the body region, between the source region and the drain region.

24. The semiconductor memory array of claim 20 wherein the conductivity of memory cells in the first state is higher than the conductivity of memory cells in the second state.

Patent Citations (231)

Patent	Date	Inventor	Cited By
US3439214(A)	1969-04-01	Kabell	Applicant
US3997799(A)	1976-12-01	Baker	Applicant
US4032947(A)	1977-06-01	Kesel et al.	Applicant
US4250569(A)	1981-02-01	Sasaki et al.	Applicant
US4262340(A)	1981-04-01	Sasaki et al.	Applicant
US4298962(A)	1981-11-01	Hamano et al.	Applicant
US4371955(A)	1983-02-01	Sasaki	Applicant
US4527181(A)	1985-07-01	Sasaki	Applicant
US4630089(A)	1986-12-01	Sasaki et al.	Applicant
US4791610(A)	1988-12-01	Takemae	Applicant
US4979014(A)	1990-12-01	Hieda et al.	Applicant
US5144390(A)	1992-09-01	Matloubian	Applicant
US5164805(A)	1992-11-01	Lee	Applicant
US5258635(A)	1993-11-01	Nitayama et al.	Applicant
US5388068(A)	1995-02-01	Ghoshal et al.	Applicant
US5446299(A)	1995-08-01	Acovic et al.	Applicant
US5448513(A)	1995-09-01	Hu et al.	Applicant
US5466625(A)	1995-11-01	Hsieh et al.	Applicant
US5489792(A)	1996-02-01	Hu et al.	Applicant
US5528062(A)	1996-06-01	Hsieh et al.	Applicant
US5568356(A)	1996-10-01	Schwartz	Applicant
US5593912(A)	1997-01-01	Rajeevakumar	Applicant
US5606188(A)	1997-02-01	Bronner et al.	Applicant
US5608250(A)	1997-03-01	Kalnitsky	Applicant
US5627092(A)	1997-05-01	Alsmeier et al.	Applicant
US5631186(A)	1997-05-01	Park et al.	Applicant
US5696718(A)	1997-12-01	Hartmann	Applicant
US5740099(A)	1998-04-01	Tanigawa	Applicant
US5778243(A)	1998-07-01	Aipperspach et al.	Applicant
US5780906(A)	1998-07-01	Wu et al.	Applicant
US5784311(A)	1998-07-01	Assaderaghi et al.	Applicant
US5811283(A)	1998-09-01	Sun	Applicant
US5877978(A)	1999-03-01	Morishita et al.	Applicant
US5886376(A)	1999-03-01	Acovic et al.	Applicant
US5886385(A)	1999-03-01	Arisumi et al.	Applicant
US5897351(A)	1999-04-01	Forbes	Applicant
US5929479(A)	1999-07-01	Oyama	Applicant
US5930648(A)	1999-07-01	Yang	Applicant
US5936265(A)	1999-08-01	Koga	Applicant
US5939745(A)	1999-08-01	Park et al.	Applicant
US5943258(A)	1999-08-01	Houston et al.	Applicant
US5943581(A)	1999-08-01	Lu et al.	Applicant
US5960265(A)	1999-09-01	Acovic et al.	Applicant
US5968840(A)	1999-10-01	Park et al.	Applicant
US5977578(A)	1999-11-01	Tang	Applicant
US5982003(A)	1999-11-01	Hu et al.	Applicant
US6018172(A)	2000-01-01	Hidada et al.	Applicant
US6081443(A)	2000-06-01	Morishita	Applicant
US6096598(A)	2000-08-01	Furukawa et al.	Applicant
US6097056(A)	2000-08-01	Hsu et al.	Applicant
US6111778(A)	2000-08-01	MacDonald et al.	Applicant
US6121077(A)	2000-09-01	Hu et al.	Applicant
US6157216(A)	2000-12-01	Lattimore et al.	Applicant
US6171923(B1)	2001-01-01	Chi et al.	Applicant
US6177300(B1)	2001-01-01	Houston et al.	Applicant
US6177708(B1)	2001-01-01	Kuang et al.	Applicant
US6214694(B1)	2001-04-01	Leobandung et al.	Applicant
US6225158(B1)	2001-05-01	Furukawa et al.	Applicant
US6245613(B1)	2001-06-01	Hsu et al.	Applicant
US6252281(B1)	2001-06-01	Yamamoto et al.	Applicant
US6292424(B1)	2001-09-01	Ohsawa	Applicant
US6297090(B1)	2001-10-01	Kim	Applicant
US6300649(B1)	2001-10-01	Hu et al.	Applicant
US6320227(B1)	2001-11-01	Lee et al.	Applicant
US6333532(B1)	2001-12-01	Davari et al.	Applicant
US6350653(B1)	2002-02-01	Adkisson et al.	Applicant
US6351426(B1)	2002-02-01	Ohsawa	Applicant
US6359802(B1)	2002-03-01	Lu et al.	Applicant
US6384445(B1)	2002-05-01	Hidaka et al.	Applicant
US6391658(B1)	2002-05-01	Gates et al.	Applicant
US6403435(B1)	2002-06-01	Kang et al.	Applicant
US6421269(B1)	2002-07-01	Somasekhar et al.	Applicant
US6424011(B1)	2002-07-01	Assaderaghi et al.	Applicant
US6424016(B1)	2002-07-01	Houston	Applicant
US6429477(B1)	2002-08-01	Mandelman et al.	Applicant
US6440872(B1)	2002-08-01	Mandelman et al.	Applicant
US6441435(B1)	2002-08-01	Chan	Applicant
US6441436(B1)	2002-08-01	Wu et al.	Applicant
US6466511(B2)	2002-10-01	Fujita et al.	Applicant
US6479862(B1)	2002-11-01	King et al.	Applicant
US6492211(B1)	2002-12-01	Divakaruni et al.	Applicant
US6518105(B1)	2003-02-01	Yang et al.	Applicant
US6531754(B1)	2003-03-01	Nagano et al.	Applicant
US6538916(B2)	2003-03-01	Ohsawa	Applicant
US6544837(B1)	2003-04-01	Divakauni et al.	Applicant
US6548848(B2)	2003-04-01	Horiguchi et al.	Applicant
US6549450(B1)	2003-04-01	Hsu et al.	Applicant
US6552398(B2)	2003-04-01	Hsu et al.	Applicant
US6556477(B2)	2003-04-01	Hsu et al.	Applicant
US6566177(B1)	2003-05-01	Radens et al.	Applicant
US6567330(B2)	2003-05-01	Fujita et al.	Applicant
US6590258(B2)	2003-07-01	Divakauni et al.	Applicant
US6590259(B2)	2003-07-01	Adkisson et al.	Applicant
US6617651(B2)	2003-09-01	Ohsawa	Applicant
US6621725(B2)	2003-09-01	Ohsawa	Applicant
US6632723(B2)	2003-10-01	Watanabe et al.	Applicant
US6650565(B1)	2003-11-01	Ohsawa	Applicant
US6661042(B2)	2003-12-01	Hsu	Applicant
US6714436(B1)	2004-03-01	Burnett et al.	Applicant
US6721222(B2)	2004-04-01	Somasekhar et al.	Applicant
US6771546(B2)	2004-08-01	Ikehashi et al.	Applicant
US6861689(B2)	2005-03-01	Burnett	Applicant
US6873539(B1)	2005-03-01	Fazan et al.	Examiner
US6913964(B2)	2005-07-01	Hsu	Applicant
US2001/0055859(A1)	2001-12-01	Yamada et al.	Applicant
US2002/0030214(A1)	2002-03-01	Horiguchi	Applicant
US2002/0034855(A1)	2002-03-01	Horiguchi et al.	Applicant
US2002/0036322(A1)	2002-03-01	Divakauni et al.	Applicant
US2002/0051378(A1)	2002-05-01	Ohsawa	Applicant
US2002/0064913(A1)	2002-05-01	Adkisson et al.	Applicant
US2002/0070411(A1)	2002-06-01	Vermandel et al.	Applicant
US2002/0072155(A1)	2002-06-01	Liu et al.	Applicant
US2002/0076880(A1)	2002-06-01	Yamada et al.	Applicant
US2002/0086463(A1)	2002-07-01	Houston et al.	Applicant
US2002/0089038(A1)	2002-07-01	Ning	Applicant
US2002/0098643(A1)	2002-07-01	Kawanaka et al.	Applicant
US2002/0110018(A1)	2002-08-01	Ohsawa	Applicant
US2002/0114191(A1)	2002-08-01	Iwata et al.	Applicant
US2002/0130341(A1)	2002-09-01	Horiguchi et al.	Applicant
US2002/0160581(A1)	2002-10-01	Watanabe et al.	Applicant
US2002/0180069(A1)	2002-12-01	Houston	Applicant
US2003/0003608(A1)	2003-01-01	Arikado et al.	Applicant
US2003/0015757(A1)	2003-01-01	Ohsawa	Applicant
US2003/0035324(A1)	2003-02-01	Fujita et al.	Applicant
US2003/0057487(A1)	2003-03-01	Yamada et al.	Applicant
US2003/0057490(A1)	2003-03-01	Nagano et al.	Applicant
US2003/0102497(A1)	2003-06-01	Fried et al.	Applicant
US2003/0112659(A1)	2003-06-01	Ohsawa	Applicant
US2003/0123279(A1)	2003-07-01	Aipperspach et al.	Applicant
US2003/0146488(A1)	2003-08-01	Nagano et al.	Applicant
US2003/0151112(A1)	2003-08-01	Yamada et al.	Applicant
US2003/0168677(A1)	2003-09-01	Hsu	Applicant
US2003/0213994(A1)	2003-11-01	Hayashi et al.	Applicant
US2004/0041206(A1)	2004-03-01	Bhattacharyya	Applicant
US2004/0041208(A1)	2004-03-01	Bhattacharyya	Applicant
US2004/0042268(A1)	2004-03-01	Bhattacharyya	Applicant
US2004/0108532(A1)	2004-06-01	Forbes	Applicant
US2005/0141262(A1)	2005-06-01	Yamada et al.	Applicant
EP30856	1981-06-01		Applicant
EP350057(B1)	1990-01-01		Applicant
EP354348(A2)	1990-02-01		Applicant
EP202515(B1)	1991-03-01		Applicant
EP207619(B1)	1991-08-01		Applicant
EP175378(B1)	1991-11-01		Applicant
EP253631(B1)	1992-04-01		Applicant
EP513923	1992-11-01		Applicant
EP300157(B1)	1993-05-01		Applicant
EP564204(A2)	1993-10-01		Applicant
EP579566(A2)	1994-01-01		Applicant
EP362961	1994-02-01		Applicant
EP599506(A1)	1994-06-01		Applicant
EP359551(B1)	1994-12-01		Applicant
EP366882(B1)	1995-05-01		Applicant
EP465961(B1)	1995-08-01		Applicant
EP694977	1996-01-01		Applicant
EP333426(B1)	1996-07-01		Applicant
EP727820(A1)	1996-08-01		Applicant
EP739097(A2)	1996-10-01		Applicant
EP245515(B1)	1997-04-01		Applicant
EP788165(A2)	1997-08-01		Applicant
EP801427	1997-10-01		Applicant
EP510607(B1)	1998-02-01		Applicant
EP537677(B1)	1998-08-01		Applicant
EP858109(A2)	1998-08-01		Applicant
EP860878(A2)	1998-08-01		Applicant
EP869511(A2)	1998-10-01		Applicant
EP878804	1998-11-01		Applicant
EP920059(A2)	1999-06-01		Applicant
EP924766(A2)	1999-06-01		Applicant
EP642173(B1)	1999-07-01		Applicant
EP727822(B1)	1999-08-01		Applicant
EP933820(A1)	1999-08-01		Applicant
EP951072(A1)	1999-10-01		Applicant
EP971360(A1)	2000-01-01		Applicant
EP980101(A2)	2000-02-01		Applicant
EP601590(B1)	2000-04-01		Applicant
EP993037(A2)	2000-04-01		Applicant
EP836194(B1)	2000-05-01		Applicant
EP599388(B1)	2000-08-01		Applicant
EP689252(B1)	2000-08-01		Applicant
EP606758(B1)	2000-09-01		Applicant
EP682370(B1)	2000-09-01		Applicant
EP1073121(A2)	2001-01-01		Applicant
EP726601(B1)	2001-09-01		Applicant
EP731972	2001-11-01		Applicant
EP1162663(A2)	2001-12-01		Applicant
EP1162744(A1)	2001-12-01		Applicant
EP1179850(A2)	2002-02-01		Applicant
EP1180799	2002-02-01		Applicant
EP1191596(A2)	2002-03-01		Applicant
EP1204146(A1)	2002-05-01		Applicant
EP1204147(A1)	2002-05-01		Applicant
EP1209747(A2)	2002-05-01		Applicant
EP744772(B1)	2002-08-01		Applicant
EP1233454(A2)	2002-08-01		Applicant
EP725402(B1)	2002-09-01		Applicant
EP1237193	2002-09-01		Applicant
EP1241708(A2)	2002-09-01		Applicant
EP1253634(A2)	2002-10-01		Applicant
EP844671(B1)	2002-11-01		Applicant
EP1280205	2003-01-01		Applicant
EP1288955	2003-03-01		Applicant
FR2197494	1974-03-01		Applicant
GB1414228	1975-11-01		Applicant
JP62-272561	1987-11-01		Applicant
JP2-294076	1991-02-01		Applicant
JP3-171768	1991-07-01		Applicant
JP8-213624	1996-08-01		Applicant
JP8-274277	1996-10-01		Applicant
JP9-046688	1997-02-01		Applicant
JP9-82912	1997-03-01		Applicant
JP10-242470	1998-09-01		Applicant
JP11-87649	1999-03-01		Applicant
JP2000-247735	2000-08-01		Applicant
JP2000-274221	2000-09-01		Applicant
JP2000-389106	2000-12-01		Applicant
JP2001-180633	2001-06-01		Applicant
JP2002-009081	2002-01-01		Applicant
JP2002-94027	2002-03-01		Applicant
JP2002-176154	2002-06-01		Applicant
JP2002-246571	2002-08-01		Applicant
JP2002-329795	2002-11-01		Applicant
JP2002-343886	2002-11-01		Applicant
JP2002-353080	2002-12-01		Applicant
JP2003-31693	2003-01-01		Applicant
JP2003-86712	2003-03-01		Applicant
JP2003-100641	2003-04-01		Applicant
JP2003-100900	2003-04-01		Applicant
JP2003-132682	2003-05-01		Applicant
JP2003-203967	2003-07-01		Applicant
JP2003-243528	2003-08-01		Applicant

Non-Patent Literature (70)

“Scalability Study on a Capacitorless 1T-DRAM: From Single-gate PD-SOI to Double-gate FINDRAM”, Tanaka et al., 2004 IEEE, 4 pages.Applicant
“A Design of a Capacitorless 1-T-DRAM Cell Using Gate-Induced Drain Leakage (GIDL) Current for Low-Power and High-speed Embedded Memory”, Yoshida et al., 2003 IEEE, 4 pages.Applicant
“Dynamic floating body control SOI CMOS for power managed multimedia ULSIs”, F. Morishita et al., Proc. CICC, pp. 263-266, 1997.Applicant
“A 312-MHz 16-Mb Random-Cycle Embedded DRAM Macro With a Power-Down Data Retention Mode for Mobile Applications”, F. Morishita et al., J. Solid-State Circuits, vol. 40, No. 1, pp. 204-212, 2005.Applicant
“Leakage Mechanism due to Floating Body and Countermeasure on Dynamic Retention Mode of SOI-DRAM”, F. Morishita et al., Symposium on VLSI Technology Digest of Technical Pepers, pp. 141-142, 1995.Applicant
“A Capacitorless Double-Gate DRAM Cell”, Kuo et al., IEEE Electron Device Letters, vol. 23, No. 6, Jun. 2002, pp. 345-347.Applicant
“A Capacitorless Double-Gate DRAM Cell for High Density Applications”, Kuo et al., IEEE IEDM, 2002, pp. 843-946.Applicant
“The Multi-Stable Behaviour of SOI-NMOS Transistors at Low Temperatures”, Tack et al., Proc. 1988 SOS/SOI Technology Workshop (Sea Palms Resort, St. Simons Island, GA, Oct. 1988), p. 78.Applicant
“The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures”, Tack et al., IEEE Transactions on Electron Devices, vol. 37, No. 5, May 1990, pp. 1373-1382.Applicant
“Mechanisums of Charge Modulation in the Floating Body of Triple-Well nMOSFET Capacitor-less DRAMs”, Villaret et al., Proceedings of the INFOS 2003, Insulating Films on Semiconductors, 13th Bi-annual Conference, Jun. 18-20, 2003, Barcelona (Spain), (4 pages).Applicant
“A Memory Using One-Transistor Gain Cell on SOI (FBC) with Performance Suitable for Embedded DRAM's”, Ohsawa et al., 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (4 pages).Applicant
FBC (Floating Body Cell) for Embedded DRAM on SOI, Inoh et al., 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003 (2 pages).Applicant
“Toshiba's DRAM Cell Piggybacks on SOI Wafer”, Y. Hara, EE Times, Jun. 2003.Applicant
“Memory Design Using a One-Transistor Gain Cell on SOI”, Ohsawa et al., IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1510-1522.Applicant
“Opposite Side Floating Gate SOI FLASH Memory Cell”, Lin et al., IEEE, Mar. 2000, pp. 12-15.Applicant
“Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography”, Yamanaka et al., IEEE Transactions on Electron Devices, vol. 42, No. 7, Jul. 1995, pp. 1305-1313.Applicant
“Soft-Error Characteristics in Bipolar Memory Cells with Small Critical Charge”, Idei et al., IEEE Transactions on Electron Devices, vol. 38, No. 11, Nov. 1991, pp. 2465-2471.Applicant
“An SOI 4 Transistors Self-Refresh Ultra-Low-Voltage Memory Cell”, Thomas et al., IEEE, Mar. 2003, pp. 401-404.Applicant
“Design of a SOI Memory Cell”, Stanojevic et al., IEEE Proc. 21st International Conference on Microelectronics (MIEL '97), vol. 1, NIS, Yugoslavis, Sep. 14-17, 1997, pp. 297-300.Applicant
“Effects of Floating Body on Double Polysilicon Partially Depleted SOI Nonvolatile Memory Cell”, Chan et al., IEEE Electron Device Letters, vol. 24, No. 2, Feb. 2003, pp. 75-77.Applicant
“MOSFET Design Simplifies DRAM”, P. Fazan, EE Times, May 14, 2002 (3 pages).Applicant
“One of Application of SOI Memory Cell—Memory Array”, Lon{hacek over (c)}ar et al., IEEE Proc. 22nd International Conference on Microelectronics (MIEL 2000), vol. 2, NI{hacek over (S)}, Serbia, May 14-17, 2000, pp. 455-458.Applicant
“A SOI Current Memory for Analog Signal Processing at High Temperature”, Portmann et al., 1999 IEEE International SOI Conference, Oct. 1999, pp. 18-19.Applicant
“Chip Level Reliability on SOI Embedded Memory”, Kim et al., Proceedings 1998 IEEE International SOI Conference, Oct. 1998, pp. 135-139.Applicant
“Analysis of Floating-Body-Induced Leakage Current in 0.15 μm SOI DRAM”, Terauchi et al., Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 138-139.Applicant
“Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers”, Chi et al., Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pp. 129-130.Applicant
“Measurement of Transient Effects in SOI DRAM/SRAM Access Transistors”, A. Wei, IEEE Electron Device Letters, vol. 17, No. 5, May 1996, pp. 193-195.Applicant
“In-Depth Analysis of Opposite Channel Based Charge Injection in SOI MOSFETs and Related Defect Creation and Annihilation”, Sinha et al., Elsevier Science, Microelectronic Engineering 28, 1995, pp. 383-386.Applicant
“Dynamic Effects in SOI MOSFET's”, Giffard et al., IEEE, 1991, pp. 160-161.Applicant
“A Simple 1-Transistor Capacitor-Less Memory Cell for High Performance Embedded DRAMs”, Fazan et al., IEEE 2002 Custom Integrated Circuits Conference, Jun. 2002, pp. 99-102.Applicant
“A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMs”, Lee et al., Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 114-115.Applicant
“An Experimental 2-bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Application”, Furuyama et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 388-393.Applicant
“High-Performance Embedded SOI DRAM Architecture for the Low-Power Supply”, Yamauchi et al., IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, pp. 1169-1178.Applicant
“An SOI-DRAM with Wide Operating Voltage Range by CMOS/SIMOX Technology”, Suma et al., 1994 IEEE International Solid-State Circuits Conference, pp. 138-139.Applicant
“A Capacitorless DRAM Cell on SOI Substrate”, Wann et al., IEEE IEDM, 1993, pp. 635-638.Applicant
“SOI MOSFET Design for All-Dimensional Scaling with Short Channel, Narrow Width and Ultra-thin Films”, Chan et al., IEEE IEDM, 1995, pp. 631-634.Applicant
“A Novel Silicon-On-Insulator (SOI) MOSFET for Ultra Low Voltage Operation”, Assaderaghi et al., 1994 IEEE Symposium on Low Power Electronics, pp. 58-59.Applicant
“Interface Characterization of Fully-Depleted SOI MOSFET by a Subthreshold I-V Method”, Yu et al., Proceedings 1994 IEEE International SOI Conference, Oct. 1994, pp. 63-64.Applicant
“A Capacitorless Double-Gate DRAM Cell Design for High Density Applications”, Kuo et al., IEEE IEDM, Feb. 2002, pp. 843-846.Applicant
“A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”, Assaderaghi et al., IEEE Electron Device Letters, vol. 15, No. 12, Dec. 1994, pp. 510-512.Applicant
“Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”, Assaderaghi et al., 1994 EEE, IEDM 94, pp. 809-812.Applicant
“A Capacitorless DRAM Cell on SOI Substrate”, Wann et al., IEEE IEDM 1993, pp. 635-638.Applicant
“Studying the Impact of Gate Tunneling on Dynamic Behaviors of Partially-Depleted SOI CMOS Using BSIMPD”, Su et al., IEEE Proceedings of the International Symposium on Quality Electronic Design (ISQED '02), Apr. 2002 (5 pages).Applicant
“Characterization of Front and Back Si-SiO2 Interfaces in Thick- and Thin-Film Silicon-on-Insulator MOS Structures by the Charge-Pumping Technique”, Wouters et al., IEEE Transactions on Electron Devices, vol. 36, No. 9, Sep. 1989, pp. 1746-1750.Applicant
“An Analytical Model for the Misis Structure in SOI MOS Devices”, Tack et al., Solid-State Electronics vol. 33, No. 3, 1990, pp. 357-364.Applicant
“A Long Data Retention SOI DRAM with the Body Refresh Function”, Tomishima et al., IEICE Trans. Electron., vol. E80-C, No. 7, Jul. 1997, pp. 899-904.Applicant
“A Simple 1-Transistor Capacitor-Less Memory Cell for High Performance Embedded DRAMs”, Fazan et al., IEEE 2002 Custom Integrated Circuits Conference, Jun. 2002, pp. 99-102.Applicant
“High-Endurance Ultra-Thin Tunnel Oxide in MONOS Device Structure for Dynamic Memory Application”, Wann et al., IEEE Electron Device Letters, vol. 16, No. 11, Nov. 1995, pp. 491-493.Applicant
“Capacitor-Less 1-Transistor DRAM”, Fazan et al., 2002 IEEE International SOI Conference, Oct. 2002, pp. 10-13.Applicant
“SOI (Silicon-on-Insulator) for High Speed Ultra Large Scale Integration”, C. Hu, Jpn. J. Appl. Phys. vol. 33 (1994) pp. 365-369, Part 1, No. 1B, Jan. 1994.Applicant
“Source-Bias Dependent Charge Accumulation in P+ -Poly Gate SOI Dynamic Random Access Memory Cell Transistors”, Sim et al., Jpn. J. Appl. Phys. vol. 37 (1998) pp. 1260-1263, Part 1, No. 3B, Mar. 1998.Applicant
“Suppression of Parasitic Bipolar Action in Ultra-Thin-Film Fully-Depleted CMOS/SIMOX Devices by Ar-Ion Implantation into Source/Drain Regions”, Ohno et al., IEEE Transactions on Electron Devices, vol. 45, No. 5, May 1998, pp. 1071-1076.Applicant
“Fully Isolated Lateral Bipolar-MOS Transistors Fabricated in Zone-Melting-Recrystallized Si Films on SiO2”, Tsaur et al., IEEE Electron Device Letters, vol. EDL-4, No. 8, Aug. 1983, pp. 269-271.Applicant
“Silicon-On-Insulator Bipolar Transistors”, Rodder et al., IEEE Electron Device Letters, vol. EDL-4, No. 6, Jun. 1983, pp. 193-195.Applicant
“Characteristics on Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon”, Malhi et al., IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 258-281.Applicant
“Triple-Wel nMOSFET Evaluated as a Capacitor-Less DRAM Cell for Nanoscale Low-Cost & High Density Applications”, Villaret et al., Handout at Proceedings of 2003 Silicon Nanoelectronics Workshop, Jun. 8-9, 2003, Kyoto, Japan (2 pages).Applicant
“Mechanisms of Charge Modulation in the Floating Body of Triple-Well NMOSFET Capacitor-less DRAMs”, Villaret et al., Handout at Proceedings of INFOS 2003, Jun. 18-20, 2003, Barcelona, Spain (2 pages).Applicant
“Embedded DRAM Process Technology”, M. Yamawaki, Proceedings of the Symposium on Semiconductors and Integrated Circuits Technology, 1998, vol. 55, pp. 38-43.Applicant
“3-Dimensional Simulation of Turn-off Current in Partially Depleted SOI MOSFETs”, Ikeda et al., IEIC Technical Report, Institute of Electronics, Information and Communication Engineers, 1998, vol. 97, No. 557, (SDM97 186-198), pp. 27-34.Applicant
“DRAM Design Using the Taper-Isolated Dynamic RAM Cell, Leiss et al.”, IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, pp. 707-714.Applicant
“The Multistable Charge Controlled Memory Effect in SOI Transistors at Low Temperatures”, Tack et al., IEEE Workshop on Low Temperature Electronics, Aug. 7-8, 1989, University of Vermont, Burlington, pp. 137-141.Applicant
“High-Endurance Ultra-Thin Tunnel Oxide in MONOS Device Structure for Dynamic Memory Application”, Wann et al., IEEE Electron Device Letters, vol. 16, No. 11, Nov. 1995, pp. 491-493.Applicant
“Hot-Carrier Effects in Thin-Film Fully Depleted SOI MOSFET's”, Ma et al., IEEE Electron Device Letters, vol. 15, No. 6, Jun. 1994, pp. 218-220.Applicant
“Design Analysis of Thin-Body Silicide Source/Drain Devices”, 2001 IEEE International SOI Conference, Oct. 2001, pp. 21-22.Applicant
“SOI MOSFET on Low Cost SPIMOX Substrate”, Iyer et al., IEEE IEDM, Sep. 1998, pp. 1001-1004.Applicant
“Simulation of Floating Body Effect in SOI Circuits Using BSIM3SOI”, Tu et al., Proceedings of Technical Papers (IEEE Cat No. 97TH8303), pp. 339-342, Jun. 3, 1997.Applicant
“High-Field Transport of Inversion-Layer Electrons and Holes Including Velocity Overshoot”, Assaderaghi et al., IEEE Transactions on Electron Devices, vol. 44, No. 4, Apr. 1997, pp. 664-671.Applicant
“Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI”, Assaderaghi et al., IEEE Transactions on Electron Devices, vol. 44, No. 3, Mar. 1997, pp. 414-422.Applicant
“Hot-Carrier-Induced Degradation in Ultra-Thin-Film Fully-Depleted SOI MOSFETs”, Yu et al., Solid-State Electronics, vol. 39, No. 12, 1996, pp. 1791-1794.Applicant
Hot-Carrier Effect in Ultra-Thin-Film (UTF) Fully-Depleted SOI MOSFET's, Yu et al., 54th Annual Device Research Conference Digest (Cat. No. 96TH8193), pp. 22-23, Jun. 24, 1996.Applicant

Abstract