US 7,111,140 B2Grant

Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices

Issue Date:2006-09-19

•4 Claims

•18 Drawing Sheets

Abstract

In one embodiment of the present invention, a memory storage system for storing information organized in sectors within a nonvolatile memory bank is disclosed. The memory bank is defined by sector storage locations spanning across one or more rows of a nonvolatile memory device, each the sector including a user data portion and an overhead portion. The sectors being organized into blocks with each sector identified by a host provided logical block address (LBA). Each block is identified by a modified LBA derived from the host-provided LBA and said virtual PBA, said host-provided LBA being received by the storage device from the host for identifying a sector of information to be accessed, the actual PBA developed by said storage device for identifying a free location within said memory bank wherein said accessed sector is to be stored. The storage system includes a memory controller coupled to the host; and a nonvolatile memory bank coupled to the memory controller via a memory bus, the memory bank being included in a non-volatile semiconductor memory unit, the memory bank has storage blocks each of which includes a first row-portion located in said memory unit, and a corresponding second row-portion located in each of the memory unit, each of the memory row-portions provides storage space for two of said sectors, wherein the speed of performing write operations is increased by writing sector information to the memory unit simultaneously.

Metadata

Assignee

Lexar Media, Inc.

Inventors

Petro Estakhri
Berhanu Iman

Application Information

Application Number:US 10/832,421

Filing Date:2004-04-26

Priority Date:1995-07-31

Art Unit:2187

Classifications

IPC:

G06F12/00G11C8/00G11C16/04

Patent Drawings (18 sheets)

Description

Cross Reference to Related Applications

[0001] This application is a continuation of our prior co-pending U.S. application Ser. No. 10/152,969, filed on May 20, 2002, entitled “Increasing the Memory Performance of Flash Memory Devices by Writing Sectors Simultaneously to Multiple Flash Memory Devices”, which is continuation of our prior U.S. application Ser. No. 10/071,972, filed on Feb. 5, 2002 and entitled “Increasing the Memory Performance of Flash Memory Devices by Writing Sectors Simultaneously to Multiple Flash Memory Devices”, which is a continuation of our prior co-pending U.S. application Ser. No. 09/705,474, filed on Nov. 2, 2000 and entitled “Increasing the Memory Performance of Flash Memory Devices by Writing Sectors Simultaneously to Multiple Flash Memory Devices”, which is a continuation of our prior U.S. application Ser. No. 09/487,865 filed on Jan. 20, 2000, entitled “Increasing the Memory Performance of Flash Memory Devices by Writing Sectors Simultaneously to Multiple Flash Memory Devices”, which is a continuation of co-pending application Ser. No. 09/030,697 filed on Feb. 25, 1998, entitled “Increasing the Memory Performance of Flash Memory Devices by Writing Sectors Simultaneously to Multiple Flash Memory Devices”, which is a continuation-in-part of U.S. application Ser. No. 08/946,331, filed Oct. 7, 1997, now U.S. Pat. No. 5,930,815, issued on Jul. 27, 1999, entitled “Moving Sequential Sectors Within a Block of Information In a Flash Memory Mass Storage Architecture”, which is a continuation-in-part of U.S. application Ser. No. 08/831,266, filed Mar. 31, 1997, now U.S. Pat. No. 5,907,856 issued on May 25, 1999, entitled “Moving Sectors Within a Block of Information In a Flash Memory Mass Storage Architecture”, which is a continuation-in-part application of U.S. application Ser. No. 08/509,706 filed Jul. 31, 1995, now U.S. Pat. No. 5,845,313, issued on Dec. 12, 1998, entitled “Direct Logical Block Addressing Flash Memory Mass Storage Architecture”.

Background of the Invention

[0002] 1. Field of the Invention

[0003] This invention relates to the field of digital systems, such as personal computers and digital cameras, employing nonvolatile memory as mass storage, for use in replacing hard disk storage or conventional film. More particularly, this invention relates to an architecture for increasing the performance of such digital systems by increasing the rate at which digital information is read from and written to the nonvolatile memory.

[0004] 2. Description of the Prior Art

[0005] With the advent of higher capacity solid state storage devices (nonvolatile memory), such as flash or EEPROM memory, many digital systems have replaced conventional mass storage devices with flash and/or EEPROM memory devices. For example, personal computers (PCs) use solid state storage devices for mass storage purposes in place of conventional hard disks. Digital cameras employ solid state storage devices in cards to replace conventional films.

[0006] FIG. 1 shows a prior art memory system 10 including a controller 12, which is generally a semiconductor (or integrated circuit) device, coupled to a host 14 which may be a PC or a digital camera. The controller 12 is further coupled to a nonvolatile memory bank 16. Host 14 writes and reads information, organized in sectors, to and from memory bank 16 which includes a first nonvolatile memory chip 18 and a second nonvolatile memory chip 20. Chip 18 includes: an I/O register 22 having a port 24 connected to a port 26 of controller 12 via a first bus 28 which includes 8 bit lines; and a storage area 30 coupled with I/O register 22. Chip 20 includes: an I/O register 32 having a port 34 connected to a port 36 of controller 12 via a second bus 38 which includes 8 bit lines; and a storage area 40 coupled with I/O register 32. The first and second buses 28, 38 are used to transmit data, address, and command signals between the controller and the memory chips 18 and 20. The least significant 8 bits (LSBs) of 16 bits of information are provided to chip 18 via the first bus 28, and the most significant 8 bits (MSBs) are provided to the chip 20 via the second bus 38.

[0007] Memory bank 16 includes a plurality of block locations 42 each of which includes a plurality of memory row locations. Each block location of the memory bank is comprised of a first sub-block 44 located in the first non-volatile memory chip, and a corresponding second sub-block 46 located in the second non-volatile memory chip. Each memory row location includes a first row-portion 48 and a corresponding second row-portion 50. In the depicted embodiment each of the first and second row-portions 48 and 50 includes storage for 256 bytes of data information plus an additional 8 bytes of storage space for overhead information. Where a sector includes 512 bytes of user data and 16 bytes of non-user data (the latter commonly referred to as overhead information), 256 bytes of the user data and 8 bytes of the overhead information of the sector may be maintained in the first row portion 48 of chip 18 and the remaining 256 bytes of user data and remaining 8 bytes of overhead information of the same sector may be maintained in the second row portion 50 of chip 20. Thus, half of a sector is stored in a memory row location 48 of chip 18 and the other half of the sector is stored in memory row location 50 of chip 20. Additionally, half of the overhead information of each stored sector is maintained by chip 18 and the other half by chip 20.

[0008] In general, reading and writing data to flash memory chips 18 and 20 is time consuming. Writing data to the flash memory chips is particularly time consuming because data must be latched in I/O registers 22 and 32, which are loaded 1 byte at a time via the first and second buses, and then transferred from the I/O registers 22 and 32 to the memory cells of the flash memory chips 18 and 20 respectively. The time required to transfer data from the I/O registers to memory, per byte of data, is proportional to the size of the I/O registers and the size of the flash memory chip.

[0009] During a write operation, controller 12 writes a single sector of information to memory bank 16 by: (1) transmitting a write command signal to each of chips 18 and 20 via buses 28 and 38 simultaneously; (2) transmitting address data to chips 18 and 20 specifying corresponding sub-blocks 44 and 46 of the chips via buses 28 and 38 simultaneously; and (3) sequentially transmitting a byte of user data to each of chips 18 and 20 via buses 28 and 38 simultaneously for storage in the corresponding sub-blocks 44 and 46. The problem with such prior art systems is that while two bytes of information are written and read at a time, only one sector of information is accommodated at a time by the memory bank 16 during a write command initiated by the host 14.

[0010] Another prior art digital system 60 is shown in FIG. 2 to include a controller 62 coupled to a host 64, and a nonvolatile memory bank 66 for storing and reading information organized in sectors to and from nonvolatile memory chip 68, included in the memory bank 66. While not shown, more chips may be included in the memory bank, although the controller, upon command by the host, stores an entire sector in one chip. A block, such as block 0, includes 16 sectors S0, S1, . . . , S15. Also included in the chip 68 is an I/O register 70, which includes 512 bytes plus 16 bytes, a total of 528 bytes, of storage space. The controller transfers information between host 64 and memory 66 a byte at-a-time. A sector of 512 bytes of user data plus 16 bytes of overhead information is temporarily stored in the I/O register during a write operation and then transferred to one of the blocks within the memory device for storage thereof. During a read operation, a sector of information is read from one of the blocks of the memory device and then stored in the I/O register for transfer to the controller. An important problem with the prior art architecture of FIG. 2 is that while a total of 528 bytes may be stored in the I/O register 36, only one byte of sector information may be transferred at a time between the controller and the memory bank thereby impeding the overall performance of the system.

[0011] Both of the prior art systems of FIGS. 1 and 2 maintain LBA to PBA mapping information for translating a host-provided logical block address (LBA) identifying a sector of information to a physical block address (PBA) identifying the location of a sector within the memory bank. This mapping information may generally be included in volatile memory, such as a RAM, within the controller, although it may be maintained outside of the controller.

[0012] FIG. 3 shows a table diagram illustrating an example of an LBA-PBA map 300 defined by rows and columns, with each row 302 being uniquely identified, addressed, by a value equal to that of the LBA received from the host divided by 16. The row numbers of FIG. 3 are shown using hexadecimal notation. Thus, for example, row 10H (in Hex.) has an address value equal to 16 in decimal. Each row 302 of map 300, includes a storage location field 304 for maintaining a virtual PBA value, an ‘old’ flag field 306, a ‘used’ flag field 308, and a ‘defect’ flag field 310. The flag fields provide information relating to the status of a block of information maintained within the memory bank (in FIGS. 1 and 2). The virtual PBA field 304 stores information regarding the location of the block within the memory bank.

[0013] FIG. 4 shows a table diagram illustrating an exemplary format for storage of a sector of data maintained in a memory bank. The virtual PBA field 304 (FIG. 3) provides information regarding the location of a block 400 of information with each block having a plurality of sectors 402. Each sector 402 is comprised of a user data field 404, an ECC field 406, an ‘old’ flag field 408, a ‘used’ flag field 410 and a ‘defect’ flag field 412.

[0014] A further problem associated with prior art systems of the kind discussed herein is that the table 300 (in FIG. 3) occupies much ‘real estate’ and since it is commonly comprised of RAM technology, which is in itself costly and generally kept within the controller, there is substantial costs associated with its manufacturing. Furthermore, as each row of table 300 is associated with one block of information, the larger the number of blocks of information, the larger the size of the table, which is yet an additional cost for manufacturing the controller and therefore the digital system employing such a table.

[0015] What is needed is a digital system employing nonvolatile memory for storage of digital information organized in sector format for reducing the time associated with performing reading and writing operations on the sectors of information thereby increasing the overall performance of the system while reducing the costs of manufacturing the digital system.

Summary of the Invention

[0016] It is an object of the present invention to increase the performance of a digital system having a controller coupled to a host for operating a nonvolatile memory bank including one or more nonvolatile memory devices, such as flash and/or EEPROM chips, by reducing the time associated with reading and writing information to the nonvolatile memory bank.

[0017] It is another object of the present invention, as described herein, to decrease the time associated with storing sectors of information by writing at least two sectors of information to at least two nonvolatile memory semiconductor devices during a single write command initiated by the host.

[0018] It is another object of the present invention as described herein to decrease the time associated with reading sectors of information by reading at least two sectors of information from at least two nonvolatile memory semiconductor devices during a single read command initiated by the host.

[0019] It is a further object of the present invention to store overhead information associated with two sectors of information in one of the two nonvolatile memory semiconductor devices.

[0020] It is yet another object of the present invention to simultaneously access two bytes of a sector of information stored within two nonvolatile memory devices thereby increasing the rate of performance of a system employing the present invention by an order of magnitude of at least two.

[0021] It is yet another object of the present invention to access one byte of a first sector and one byte of a second sector of information simultaneously within two nonvolatile memory devices thereby increasing the rate of performance of a system employing the present invention.

[0022] It is a further object of the present invention to reduce the size of a volatile memory table, or map, that maintains translations between the host-provided sector addresses to addresses of blocks within the nonvolatile memory devices thereby reducing the cost of manufacturing the digital system.

[0023] Briefly, the present invention includes a digital system having a controller semiconductor device coupled to a host and a nonvolatile memory bank including a plurality of nonvolatile memory devices. The controller transfers information, organized in sectors, with each sector including a user data portion and an overhead portion, between the host and the nonvolatile memory bank and stores and reads two bytes of information relating to the same sector simultaneously within two nonvolatile memory devices. Each nonvolatile memory device is defined by a row of memory locations wherein corresponding rows of at least two semiconductor devices maintain two sectors of information therein with the overhead information relating to the two sectors maintained in one of the memory rows of the nonvolatile memory device. Each 32 sectors of information defines a block identified by a virtual physical block address with a block of information expanding between two memory devices wherein an even and an odd byte of a sector is simultaneously read from or written to two nonvolatile memory devices. In another embodiment, the controller stores an entire sector of information within a single nonvolatile memory device and reads from or writes to, a sector of information by processing corresponding bytes of at least two sectors in two nonvolatile memory devices simultaneously.

[0024] These and other objects and advantages of the present invention will no doubt become apparent to those skilled in the art after having read the following detailed description of the preferred embodiments illustrated in the several figures of the drawing.

In the Drawings

[0025] FIG. 1 is a block diagram of a prior art memory system in which a single sector of information is written, two bytes at a time during a write operation, to a memory bank including two memory units each having capacity to store 256 bytes of user data in a single row location.

[0026] FIG. 2 is a block diagram of a prior art memory system in which a single sector of information is written, one byte at a time during a write operation, to a memory bank including at least one memory unit having capacity to store 512 bytes of user data in a single row location.

[0027] FIG. 3 is a table diagram illustrating an exemplary map for translating a host-provided logical block address (LBA) identifying a sector of information to a physical block address (PBA) identifying a location for the sector within a memory bank.

[0028] FIG. 4 is a table diagram illustrating an exemplary format for storage of a sector of data maintained in a memory bank.

[0029] FIG. 5 is a generalized block diagram of a memory system in accordance with the present invention in which two sectors of information are written, two bytes at a time during a single write operation, to a memory bank including at least two memory units each having capacity to store 512 bytes of user data in a single row location.

[0030] FIG. 6 is a detailed block diagram of the memory system of FIG. 5.

[0031] FIG. 7 is a table diagram generally illustrating a memory storage format for storing a block, including 32 sectors, of information in a memory bank including two non-volatile memory units wherein an even sector and an odd sector are stored in a single memory row location and wherein even data bytes of both sectors are stored in a row portion located in a first of the memory units and odd data bytes of both sectors are stored in a second row portion located in the second of the memory units.

[0032] FIG. 8A is a table diagram generally illustrating organization of an exemplary LBA-PBA map for use in accordance with the present invention.

[0033] FIG. 8B shows a block diagram illustrating formats of address information identifying sectors and associated blocks of information in accordance with the present invention.

[0034] FIG. 9 is a timing diagram illustrating the timing of control, address, and data signals for a write operation performed by the memory system of FIG. 6 wherein two sectors of information are simultaneously written, during a single write operation, to a memory bank having the memory storage format illustrated in FIG. 7.

[0035] FIG. 10 is a table diagram illustrating a memory bank having a memory storage format as depicted in FIG. 7 wherein a single sector is written to a particular memory row location of the memory bank.

[0036] FIG. 11 is a table diagram illustrating a memory bank having an alternative memory storage format as depicted in FIG. 7 wherein a single sector is written to a particular memory row location of the memory bank.

[0037] FIG. 12 is a flowchart illustrating a process of simultaneously writing two sectors of information to two memory units during a single write operation in accordance with the present invention.

[0038] FIG. 12a shows a flow chart of the steps performed in executing the defect management routine of FIG. 12.

[0039] FIG. 13 is a table diagram generally illustrating an alternative memory storage format for storing a block, including 32 sectors, of information in a memory bank including two non-volatile memory units wherein an even sector and an odd sector are stored in a single memory row location and wherein an even sector is stored in a first row portion located in a first of the two memory units and an odd sector is stored in a second row portion located in the second of the two memory units.

[0040] FIG. 14 shows a timing diagram illustrating the timing of control, address, and data signals for a process of erasing a block of a memory bank in accordance with principles of the present invention.

[0041] FIG. 15 is a flowchart illustrating a process of erasing a block, including a first sub-block stored in a first memory unit and a second sub-block stored in a second memory unit, in accordance with the present invention.

Detailed Description of the Preferred Embodiment

[0042] FIG. 5 shows a generalized block diagram at 500 of a memory system in accordance with principles of the present invention. The system includes a memory card 502 coupled to a host system 504. In one embodiment, host 504 is a digital camera and memory card 502 is a digital film card, and in another embodiment, host 504 is a personal computer system and memory card 502 is a PCMCIA card. Memory card 502 includes: a non-volatile memory bank 506 including a plurality of non-volatile memory units 508 for storing sectors of information organized in blocks; a memory controller 510 coupled to the memory bank via a memory bus 512, and coupled to the host 504 via a host bus 514. Memory controller 510 controls transfer of sector-organized information between host 504 and memory bank 506. Each sector of information includes a user data portion and an overhead portion. The memory controller performs write and read operations, in accordance with the present invention, to and from the memory units of the memory bank as further explained below.

[0043] In the present invention, the non-volatile memory bank 506 may include any number of non-volatile memory units 508 while in a preferred embodiment, the non-volatile memory bank has an even number of memory units. Also in the preferred embodiment, each of the non-volatile memory units is a flash memory integrated circuit device.

[0044] FIG. 6 shows a detailed block diagram at 600 of the memory system of FIG. 5. Controller 510 is shown to include: a host interface 610 connected to the host 504 via host bus 514 for transmitting address, data, and control signals between the controller and the host; a data buffer 614 having a port 616 coupled to a port 618 of the host interface; a microprocessor 620 having a port 622 coupled to a port 624 of the host interface; a code storage unit 626 having a port 628 coupled to a port 630 of the microprocessor; a boot ROM unit 632 having a port 634 coupled to port 630 of the microprocessor and to port 628 of the code storage unit; a space manager 636 having a port 638 coupled to a port 640 of the microprocessor; a flash state machine 642 including a port 644 coupled to a port 646 of the microprocessor, a port 648 coupled to a port 650 of the space manager, and a port 645 coupled to a port 647 of the data buffer; a memory input/output unit 652 having a port 654 coupled to a port 656 of the flash state machine; an error correction code logic unit (ECC logic unit) 660 having a port 662 coupled to a port 664 of the flash state machine, and a port 666 coupled to a port 668 of the data buffer 614.

[0045] In the depicted embodiment, memory bank 506 includes two non-volatile memory units (although additional memory units may be included, only two are shown for simplicity); a first flash memory chip 670 designated FLASH0 and a second flash memory chip 672 designated FLASH1. First flash memory chip 670 includes a first input/output register (first I/O register) 671 and a storage area 669. Second flash memory chip 672 includes a second input/output register (second I/O register) 673 and a storage area 674.

[0046] Memory bus 512 is used to transmit address, data, and control signals between the controller 510 and memory bank 506. Memory bus 512 includes a flash bus 675 connected to a port 676 of memory I/O unit 652 for transmitting address, data, and command signals between flash memory chips 670, 672 and the memory I/O unit 652. Flash bus 675 includes 16 bit lines, 8 bit lines of which form a first bus 680 connected to a port 682 of I/O register 671 of the first flash memory chip, and another 8 bit lines of which form a second bus 684 connected to a port 686 of I/O register 673 of the second flash memory chip.

[0047] Memory bus 512 also includes: a control bus 690 which connects a control signal (CTRL signal) output 692 of the flash state machine 642 to an input 694 of the first flash memory chip and to an input 696 of the second flash memory chip; a chip enable line 698 which connects a chip enable (CE) output 700 of the flash state machine 642 to an enable input 702 of the first flash memory chip and to enable an input 704 of the second flash memory chip; and a ready/busy signal (FRDY-BSY* signal) line 706 which connects an output 708 of the first flash memory chip and an output 710 of the second flash memory chip to an input 712 of the flash state machine 642.

[0048] Microprocessor 620, at times (for example, during initialization of the memory system), executes program instructions (or code) stored in ROM 632, and at other times, such as during operation of the memory system, the microprocessor executes code that is stored in code storage unit 626, which may be either a volatile, i.e., read-and-write memory (RAM) or a non-volatile, i.e., EEPROM, type of memory storage. Prior to the execution of program code from code storage unit 626, the program code may be stored in the memory bank 506 and later downloaded to the code storage unit for execution thereof. During initialization, the microprocessor 620 can execute instructions from ROM 632.

[0049] Sector-organized information, including user data and overhead information, is received at host interface 610 from host 504 via host bus 514 and provided to the data buffer 614 for temporary storage therein. Sectors of information stored in the data buffer are retrieved under control of flash state machine 642 and provided to memory bank 506 in a manner further described below. It is common in the industry for each sector to include 512 bytes of user data plus overhead information. Although a sector may include other numbers of bytes of information, in the preferred embodiment, a sector has 512 bytes of user data and 16 bytes of overhead information.

[0050] ECC logic block 660 includes circuitry for performing error coding and correction on the sector-organized information. ECC logic block 660 performs error detection and/or correction operations on the user data portions of each sector stored in the flash memory chips 670, 672 or data received from host 504.

[0051] When required, the space manager 636 finds a next unused (or free) non-volatile memory location within the memory bank for storing a block of information with each block including multiple sectors of information. In the preferred embodiment, a block includes 32 sectors although, alternatively a block may be defined to include another number of sectors such as, for example, 16. The physical address of a storage block located within memory bank 506, referred to as a virtual physical block address (virtual PBA), and the physical block address of a sector of information located within the memory bank 506, referred to as an actual physical block address (actual PBA), is determined by the space manager by performing a translation of a logical block address (LBA) received from the host. An actual LBA received from host 504 (a host-provided LBA) identifies a sector of information. Space manager 636 includes a space manager memory unit, which is preferably a volatile memory unit, for storing an LBA-PBA map for translating a modified version of the host-provided LBAs to virtual PBAs as further explained below. In the depicted embodiment, the space manager includes a space manager RAM unit (SPM RAM unit) 720 for storing the LBA-PBA map under the control of a space manager controller (SPM controller) 724 which is coupled to the SPM RAM unit.

[0052] FIG. 7 shows a table diagram generally illustrating organization of user data, error correction information, and flag information stored in memory bank 506 in accordance with an embodiment of the present invention. Memory bank 506 includes a plurality of M blocks 727 designated BLCK0, BLCK1, BLCK(M-1), each having a virtual physical block addresses (PBA). Each of the blocks 727 includes a plurality of N memory row locations 728 designated ROW0, ROW1, . . . ROW15 where, in the preferred embodiment, N=16. Each block 727 of memory bank 506 is comprised of a first sub-block 730 of first flash memory chip 670, and a corresponding second sub-block 731 of second flash memory chip 672. Corresponding sub-blocks 730, 731, which together form a block, are identified by the same virtual PBA. Each memory row location 728 includes a first row-portion 732 and a corresponding second row-portion 733 In the depicted embodiment each of the first and second row-portions 732, 733 includes storage for 512 bytes of data information plus additional storage space for other information. In the depicted embodiment, the storage of information in the first row-portions 732 of the first flash memory chip is accomplished in a manner dissimilar from that in the second row-portions 733 of the second flash memory chip.

[0053] Each of the first row-portions 732 includes: a first even sector field 734 for storing even data bytes D0, D2, D4, . . . D510 of an even sector (S0, S2, S4, . . . ) of information; a first spare field 736; a first odd sector field 738 for storing even data bytes D0, D2, D4, . . . D510 of an odd sector (S1, S3, S5, . . . ) of data; and a second spare field 740. Each of the second row-portions 733 includes: a second even sector field 742 for storing odd data bytes D1, D3, D5, . . . D511 of the even sector of data which has it's corresponding even data bytes stored in first even sector field 734; a first error correction field 744 for storing error correction information corresponding to the even sector of information stored collectively in fields 734 and 742; a second odd sector field 746 for storing odd data bytes of the odd sector of information which has it's even data bytes stored in first odd sector field 738; a second error correction field 748 for storing ECC information corresponding to the odd sector of information stored collectively in fields 738 and 746; a block address field 750; and a flag field 752. Fields 734 and 742 form an even sector location while fields 738 and 746 form an odd sector location. It is understood in the present invention that fields 734 and 742 could alternatively form an odd sector location while fields 738 and 746 could alternatively form an even sector location, and that fields 734 and 738 could alternatively be used to store odd data bytes while fields 742 and 746 could alternatively be used to store even data bytes. Additionally, first row-portion 732 could alternatively be used for storing the overhead information relating to the sectors stored in the memory row location 728.

[0054] Flag field 752 is used for storing flag information which is used by controller 510 (FIG. 6) during access operations as further explained below. Block address field 750 is used for storing a modified version of a host-provided LBA value which is assigned to a block, as further described below. Only a single block address entry is required in the block address field per block. In a preferred embodiment, a modified host-provided LBA value is entered in block address field 759 of the Nth row, ROW15, of the row locations 728 of each block 727.

[0055] In operation, the controller 510 (FIG. 6) accesses an even sector of information stored collectively in the first and second flash memory chips by simultaneously accessing first and second even sector fields 734, 742 of corresponding row-portions of the first and second flash memory chips via the first and second split buses 680, 684 (FIG. 6), respectively. The first and second split buses 680, 684 (FIG. 6) include lines coupled to receive the even and odd data bytes respectively of a sector of information. The controller 510 (FIG. 6) accesses an odd sector of information stored collectively in the first and second flash memory chips by simultaneously accessing the first and second odd sector fields 738, 746 via the first and second split buses 680, 684 (FIG. 6), respectively. The split buses 680, 684 (FIG. 6) also provide for: transmission of ECC information between the flash memory chips and the flash state machine 642 and ECC logic unit 660 of the memory controller 510; and transmission of address information from flash state machine 642 to the flash memory chips.

[0056] Controller 510 (FIG. 6) monitors the status of blocks 727 of memory bank 506 using the space manager 636. In one embodiment, controller 510 (FIG. 6) monitors the status of each block location 727 of the memory bank using block level flags including a used/free block flag and a defect block flag stored in a used flag location 754 and a defect flag location 756 respectively of the flag field 752. Block level flags provide information concerning the status of a whole block 727 of the memory bank and therefore, only a single block level flag entry is required in the flag locations 754 and 756 per block. The used/new block flag indicates whether the corresponding block 727 is currently being “used” to store information or whether it is available (or free) to store information. The defect block flag indicates whether the corresponding block 727 is defective.

[0057] In another embodiment, controller 510 (FIG. 6) monitors the status of each memory row location 728 of the memory bank using flags including a used/free row flag stored in the used flag location 754, a defect row flag stored in the defect flag location 756, an old row flag stored in an old flag location 758 of the flag field 752, an even sector move flag stored in an even sector move flag location 760, and an odd sector move flag stored in an odd sector move flag location 762. In this embodiment, the used/new flag indicates whether the corresponding memory row location 728 is currently being “used” to store information or whether it is available (or free) to store information. The defect flag indicates whether the memory block 727 is defective. If either of a corresponding pair of non-volatile memory locations 732, 733 is determined to be defective, then the whole memory block 727 is declared to be defective as indicated by the value in the defect flag location 756 being set, and the defective block can no longer be used. In a preferred embodiment, locations 758, 754, and 756 are included in a single 3-bit flag location 764.

[0058] The even and odd sector move flag locations 760, 762 store values indicating whether the corresponding even and odd sectors stored in the non-volatile memory sector location have been moved to another location within the non-volatile memory bank 506 (FIG. 6). For example, if an even sector of information stored collectively in a particular pair of even sector fields 734, 742 of a row location 728 has been moved to another pair of even sector fields in the non-volatile memory bank 506, the value in the corresponding even sector move flag location 760 is set. Similarly, if an odd sector of information stored collectively in the odd sector fields 738, 746 of the same row location has been moved to another pair of odd sector fields in the non-volatile memory bank, then the value in the corresponding odd sector move flag location 672 is set. The location within the non-volatile memory bank 506 to which a sector of information has been moved is indicated in the LBA-PBA map stored in the SPM RAM 720 in an MVPBA address location, as taught in a patent application, filed by the inventors of this application, entitled “Moving Sectors Within a Block of Information In a Flash Memory Mass Storage Architecture”, Ser. No. 08/831,266, filed Mar. 31, 1997, the disclosure of which is incorporated herein by reference. In a preferred embodiment, locations 760 and 762 are formed by a single 2-bit move-flag location 766.

[0059] FIG. 8A shows a table diagram generally illustrating organization of an exemplary LBA-PBA map at 800, which is stored in SPM RAM 720 (FIG. 6), for translating a modified version of the host-provided LBA's to PBA's. The modified host-provided LBA is derived by dividing the host-provided LBA by the number of sectors with a block, as explained in more detail below. The depicted LBA-PBA map includes: a plurality of map row locations 802 which are addressable by a modified host-provided LBA or by a virtual PBA; a virtual PBA field 804 for storing a virtual PBA value identifying a block 727 (FIG. 7) within the memory bank; and a flag field 806 for storing flag information. As previously mentioned, the actual PBA specifies the location of a sector of information in the memory bank and the virtual PBA specifies the location of a block 727 (FIG. 7) in the memory bank. Virtual PBA values are retrieved by space manager 636 (FIG. 7) from the depicted map and transferred to port 648 of the flash state machine 642 for use in addressing blocks within memory bank 506.

[0060] FIG. 8B shows a block diagram illustrating a host-provided-LBA format 810 and an actual PBA format 820. LBA format 810 includes “offset bits” 812, which comprise the least significant bits of the host-provided LBA value. As explained above, in the preferred embodiment, each block 727 (FIG. 7) includes memory space for storing 32 sectors of information, each sector includes 512 bytes of user data and 16 bytes of overhead information. Because each block 727 (FIG. 7) includes 32 sectors in the preferred embodiment, five offset bits 812 are required to identify each of the 32 sectors in each block. In this embodiment, the translation of the host-provided-LBA to actual and virtual PBA values is performed by first masking the five least significant “offset” bits 812, of the host-provided-LBA, shifting the result to the right by 5 bits and using the shifted value as a modified host-provided LBA value or an “LBA-map-value” to address a map row location 802 in the LBA-PBA map 800 (FIG. 8A). This, in effect, is dividing the host-provided LBA by 32. The actual PBA value 820, which specifies the location of a sector within a block of the memory bank, is formed by concatenating offset bits 812 of the LBA value with a virtual PBA 822 value stored in the corresponding field 804 (FIG. 8A) of the LBA-PBA map. That is, the virtual PBA value 822 is used to identify a block within the memory bank and the five remaining offset bits 812 are used to address a sector within the identified block.

[0061] Upon initialization of memory system 600 (FIG. 6), the virtual PBA value stored in the virtual PBA field 804 of each map row location 802 is set to an all ‘1’s state. Each time a block 727 (FIG. 7) is accessed by the controller, such as during a write operation, the virtual PBA value stored in the corresponding virtual PBA field 804 of the corresponding map row location is modified by the space manager controller 724 (FIG. 6) to specify a new virtual PBA value. When a block within the memory bank 506 is erased, the old virtual PBA value (the virtual PBA value corresponding to the erased block), rather than a modified version of the host-provided LBA, is used to address the SPM RAM 720 (FIG. 6) and the used flag, stored within the flag field of the SPM RAM 720, is cleared. This same ‘used’ flag within the flag field of the SPM RAM 720 is set at the time when the corresponding virtual PBA is updated pointing to the new block in the memory bank where sector information is maintained (step 1214).

[0062] FIG. 9 shows a timing diagram illustrating the timing of control, address, and data signals for a write operation performed by memory system 600 (FIG. 6) wherein two sectors of information are simultaneously written in the non-volatile memory bank 506 (FIG. 6) during a single write operation. The diagram includes: a wave form 902 representing a first flash signal which transmits time multiplexed command, address, and data information from flash state machine 642 (FIG. 6) of the controller via bus 680 (FIG. 6) to port 682 of the first flash memory chip; a wave form 904 representing a second flash signal which transmits time multiplexed command, address, and data signals from the flash state machine via bus 684 (FIG. 6) to port 686 of the second flash memory chip; a time line 905; and a plurality of control signal wave forms.

[0063] The control signal wave forms include: a wave form 906 representing a command line enable signal (CLE signal) transmitted from flash state machine 642 (FIG. 6) to the first and second flash memory chips via control bus 690 (FIG. 6); a wave form 908 representing an address line enable signal (ALE signal) transmitted from the flash state machine to the flash memory chips via the control bus; a wave form 910 representing a write enable signal (WE signal) transmitted from the flash state machine to the flash memory chips via the control bus; a wave form 912 representing a read enable signal (RE signal) transmitted from the flash state machine to the memory chips via the control bus; a wave form 914 representing a flash chip enable signal (FCE* signal) transmitted from chip enable signal output 700 (FIG. 6) of the flash state machine via chip enable line 698 to the first and second flash memory chips; a wave form 916 representing a flash ready/busy signal (FRDY_BSY* signal) transmitted from outputs 708 and 710 (FIG. 6) of the first and second flash memory chips to the flash state machine via flash ready/busy signal line 706.

[0064] The write operation commences at a time t0 at which the FCE* signal (wave form 914) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to begin receiving command, address, data, and control signals. Prior to time to, the FRDY_BSY* signal (wave form 916), transmitted from the flash memory chips to input 712 of the flash state machine (FIG. 6), is already activated indicating that the first and second flash memory chips are ready to receive access commands. At a subsequent time t1, the CLE signal (wave form 906) is activated, transitioning from a LOW state to a HIGH state, thereby enabling the first and second flash memory chips to read command signals. At a time t2, the first and second flash signals (wave forms 902 and 904) simultaneously transmit a serial data shift-in command signal 80H to the first and second flash memory chips via the first and second first split buses 680 and 684 respectively. At a time t3, while the serial data shift-in command signals 80H are active, the WE signal (wave form 910) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to read the serial data command signals 80H. At a time t4, the CLE signal (wave form 906) is deactivated, transitioning back to the LOW state, thereby disabling the flash memory chips from reading command signals.

[0065] Also at time t4, the ALE signal (wave form 908) is activated, transitioning from a LOW state to a HIGH state, thereby enabling the first and second flash memory chips to read packets of address information. At times t5, t6, and t7, the first and second flash signals (wave forms 902 and 904) each transmit first, second, and third address packets ADD0, ADD1, and ADD2 respectively to the first and second flash memory chips. At a time t8, the ALE signal (wave form 908) is deactivated, transitioning from the HIGH state to a LOW state, thereby disabling the first and second flash memory chips from reading address information. During time intervals between times t5 and t6, t6 and t7, and t7 and t8, the WE signal (wave form 910) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to read the read the first, second, and third address packets ADD0, ADD1, and ADD2 respectively. The three address packets ADD0, ADD1, and ADD2 specify a row-portion 732, 733 within a first sub-block 730 (FIG. 16).

[0066] At a time t9, the first and second flash signals (wave forms 902 and 904) begin simultaneously transmitting interleaved even and odd data bytes wherein the even and odd bytes form one sector of information. The even bytes are transmitted to the first flash memory chip via bus 680 (FIG. 6) and the odd sector bytes are transmitted to the second flash memory chip via bus 684 (FIG. 6). The even data bytes D0, D2, D4, . . . D510 of the even sector are received by the first flash chip and stored in the first even sector field 734 (FIG. 16) of the corresponding location 732 of the first flash memory chip. This is done by storing a byte each time the write enable signal WE* (Wave form 910) is activated. The odd data bytes D1, D3, D5, . . . D511 of the even sector are received by the second flash chip and stored in the second even sector field 742 (FIG. 16) of the corresponding location 733 thereof with each byte being stored when the WE* signal is activated. At a time t10, the first and second flash signals (wave forms 902 and 904) complete transmission of the interleaved even and odd data bytes of the even sector.

[0067] Immediately after time t10, during an interval between time t10 and a time t11, the first flash signal (wave form 902) transmits four packets of filler information (FFH, hexadecimal F, equivalent binary value “1111,” decimal value “15”) to the first flash memory chip via the first split bus 680 (FIG. 6) while the second flash signal (wave form 904) transmits error correction codes (ECC) to the second flash memory chip via the second split bus 684 (FIG. 6). The filler information FFH transmitted during this time period is received by the first flash memory chip and stored in the first spare field 736 (FIG. 16). The error correction code transmitted during this time period is received by the second flash memory chip and stored in the first error correction field 744 (FIG. 16) of the nonvolatile memory section 733 of the second flash memory chip. This error correction code, generated by ECC logic unit 660 (FIG. 16), relates to the even sector transmitted during the preceding time interval between time t10 and t11.

[0068] At a time t11, the first and second flash signals (wave forms 902 and 904) begin simultaneously transmitting interleaved even and odd data bytes, synchronous with the write enable signal WE* (wave form 910), of an odd sector to the first and second flash memory chips via the first and second first split buses 680 and 684 (FIG. 6) respectively. The even data bytes D0, D2, D4, . . . D510 of the odd sector are received by the first flash chip and stored to the first odd sector field 738 (FIG. 16) of the corresponding location 732 of the first flash memory chip. The odd data bytes D1, D3, D5, . . . D511 of the odd sector are received by the second flash memory chip and stored to the second odd sector field 746 (FIG. 16) of the corresponding location 733 of the second flash memory chip. At a time t12, the first and second flash signals (wave forms 902 and 904) complete transmission of the interleaved even and odd data bytes of the odd sector.

[0069] Immediately after time t12, during an interval between time t12 and a time t13, the first flash signal (wave form 902) transmits no information to the first flash memory chip thereby maintaining the value in corresponding storage location bytes of the first flash memory chip at FFH (hexadecimal) or all 1's in binary. Meanwhile, between time t12 and time t13, while the second flash signal (wave form 904) transmits error correction codes (ECC) to the second flash memory chip via the second split bus 684 (FIG. 6). The filler information FFH transmitted during this time period is received by the first flash memory chip and stored to the second spare field 740 (FIG. 16). The error correction code transmitted during this time period is received by the second flash memory chip and stored to the second error correction field 748 (FIG. 16) of the nonvolatile memory section 733 of the second flash memory chip. This error correction code, generated by ECC logic unit 660 (FIG. 16), relates to the odd sector transmitted during the preceding time interval between time t11 and t12.

[0070] At a time t17, the first and second flash signals (wave forms 902 and 904) each transmit a read command signal 70H to the first and second first and second flash memory chips via the first and second split buses 680 and 684 respectively. While the read command signals 70H are active, the WE signal (wave form 910) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to read the read command signals 70H. At a time t18, the CLE signal (wave form 906) is deactivated, transitioning back to the LOW state, thereby disabling the flash memory chips from reading command signals.

[0071] At a time t18, the first and second flash signals (wave forms 902 and 904) each transmit a status command signal STATUS to the first and second first and second flash memory chips via the first and second split buses 680 and 684 respectively. While the read command signals 70H are active, the WE signal (wave form 910) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to read the read command signals 70H.

[0072] FIG. 10 shows a table diagram generally illustrating the memory storage format, as depicted in FIG. 7, for storing a block of information in memory bank 506 (FIG. 6) wherein a single sector is written to a particular memory row location of the memory bank. As shown, a memory row location 728 designated ROW1 has an even sector S2 and an odd sector S3 stored therein in accordance with the format described above in reference to FIG. 7. A memory row location 728 designated ROW2 has a single even sector S4 stored in the first and second even sector fields 734 and 742 of a corresponding pair of row-portions of the first and second flash memory chips 670, 672. Because no odd sector is required to be stored in this case, fields 736, 738, 746, 748, 750, and 752 are shown to be erased.

[0073] FIG. 11 shows a table diagram illustrating the alternative memory storage format, as depicted in FIG. 7, for storing a block of information in memory bank 506 (FIG. 6) wherein a single sector is written to a particular memory row location of the memory bank. As mentioned above, field 764 is a three bit field which is used for storing the old row flag in the first bit place, the used/free row flag in the second bit place, and the defect row flag in the third bit place. Also as described above, field 766 is a two bit field which is used for storing the even sector move flag in the first bit place and the odd sector move flag in the second bit place.

[0074] The memory row location designated ROW1, having sectors S2 and S4 stored therein, has a value “00” stored in field 766 indicating that both sectors have been moved elsewhere in the memory bank. The memory row location designated ROW2, having a single even sector S4 stored in the first and second even sector fields 734 and 742, has a value “01” stored in field 766 indicating that the information in S4 has been updated and now resides elsewhere in the memory bank. A value of logic state “0” generally indicates that moved sectors have been updated by the host. Therefore, when the remaining sectors are moved from the old block which was not updated by the host, it can be determined that these sectors are not to be overwritten by the old data during the move.

[0075] A memory location 728 designated ROW1 has an even sector S2 and an odd sector S3 stored therein in accordance with the format described above in reference to FIG. 7. A memory location 728 designated ROW2 has a single even sector S4 stored in the first and second even sector fields 734 and 742 of a corresponding pair of row-portions of the first and second flash memory chips 670, 672. Because no odd sector is required to be stored in this case, fields 736, 738, 746, 748, 750, and 752 are shown to be erased.

[0076] FIG. 12 is a flowchart illustrating a process of simultaneously writing two sectors of information to two memory units during a single write operation in accordance with the present invention. In step 1202, the memory controller 510 (FIG. 6) receives host addressing information from host 504 which specifies addresses for one or more sector locations, in the form of a logical block address (host-provided LBA) or in the form of cylinder head sector (CHS) information. If the host addressing information is in the form of CHS information, the controller translates the CHS information to LBA information. As mentioned, the sectors are organized in blocks and therefore, the host-provided LBA's may correspond to sectors of more than one block. This information is used by microprocessor 620 (FIG. 6) as will be further discussed below.

[0077] Microprocessor 620 (FIG. 6) executes instructions, which are stored in code storage unit 626 (FIG. 6) to carry out the depicted process. In step 1204, a sector count value is set equal to the number of sector locations of a current block, being addressed by the host wherein a sector location may, for example, be comprised of fields 734 and 742 (FIG. 7) or fields 738 and 746 (FIG. 7) of the memory bank. The microprocessor determines at 1206 whether or not each of the sector locations specified by the host-provided LBA values has been accessed by the host before. This determination is made by reading the contents of the corresponding virtual PBA field 804 (FIG. 8A) of the LBA-PBA map 800 stored in SPM RAM 720 (FIG. 6). As explained above in reference to FIG. 8A, if the virtual PBA value corresponding to a host-provided LBA is set to the all ‘1’s state, then the corresponding LBA was not accessed by the host before. Memory space in memory bank 506 is erased a block at a time. If any sectors of a block have been accessed since a last erasure of the block, then the block is indicated as having been accessed by virtue of the virtual PBA value in field 804 (FIG. 8A) of the corresponding map row location of the LBA-PBA map being a value other than “all 1's”.

[0078] If it is determined that one or more sector locations, of the current block, specified by the host-provided-LBA's have been accessed previously by the host, the write process proceeds to step 1210 in which microprocessor 620 (FIG. 6) sets the corresponding one of the move flags 760, 762 (FIG. 7) corresponding to the current sector location, and the write process proceeds to step 1208. As earlier discussed, maintaining the ‘move’ flag in non-volatile memory is optional and may be entirely eliminated without departing from the scope and spirit of the present invention. In the absence of move flags, the microprocessor maintains the status of sectors as to whether or not they have been moved to other blocks. This is done by keeping track of two values for each block. One value is the starting sector location within a block where sectors have been moved and the second value is the number sectors within the block that have been moved. With these two values, status information as to whether or not and which sectors of a block have been moved to other block(s) may be reconstructed.

[0079] If it is determined, at step 1206, that none of the sector locations of the current block specified by the host-provided-LBA have been previously accessed, the write process proceeds directly to step 1208.

[0080] In step 1208, the space manager 636 (FIG. 6) of the controller searches for a free (or unused) block, such as block 727 (FIG. 7) located within the nonvolatile memory bank, each free block being identified by a specific virtual PBA value. The microprocessor determines at 1212 whether a free block is located, and if not, an error is reported by the controller 510 (FIG. 6) to the host indicating that the nonvolatile memory bank is unable to accommodate further storage of information. As this can result in a fatal system error, the inventors of the present invention have exercised great care in preventing this situation from occurring.

[0081] Once a free block within the nonvolatile memory is located at step 1208, the depicted process proceeds to step 1214. In step 1214, microprocessor 620 prompts space manager 636 (FIG. 6) to assign a virtual PBA value 822 (FIG. 8B) to the free block found in step 1208. This virtual PBA value is stored in the LBA-PBA map 800 (FIG. 8A) in a map row location 802 (FIG. 8A) identified by the masked bits 814 (FIG. 8B) of the host-provided LBA corresponding to the current block. The masked bits 814 (FIG. 8B) of the current host-provided LBA are obtained by shifting the host-provided LBA to the right by the 5 offset bits (or by dividing by 32). For example, if the host-identified LBA is 16H (hexadecimal notation), the row in which the virtual PBA is stored is row 0. Also at step 1214, the microprocessor appends the ‘offset’ bits 812 (FIG. 8B) to the virtual PBA corresponding to the found free block to obtain an actual PBA value 820 (FIG. 8B). At 1216, the microprocessor determines whether the actual PBA value is an even or odd value. At 1216, alternatively, the host-provided LBA may be checked in place of the actual PBA value to determine whether this value is odd or even.

[0082] If it is determined at 1216 that the actual PBA value is even, the process proceeds to 1218 at which the microprocessor determines whether the sector count is greater than one, i.e., there is more than one sector of information to be written at the point the controller requests that more than one sector to be transferred from the host to the internal buffer of the controller and the process proceeds to 1232 at which the microprocessor determines whether two sectors of information have been transferred from the host to the data buffer 614 (FIG. 6) (through the host interface circuit 610). That is, where there is more than one sector of information that needs to be written to nonvolatile memory, as detected by the flash state machine 642, two sectors of information are transferred at-a-time from the host to the data buffer 614. The data buffer 614 is used to temporarily store the sectors' information until the same is stored into the memory bank 506. In the preferred embodiment, each sector includes 512 bytes of user data and 16 bytes of overhead information.

[0083] Where two sectors of information have not yet been transferred to the data buffer 614, the microprocessor waits until such a transfer is completed, as shown by the ‘NO’ branch loop at 1232.

[0084] At step 1234, the microprocessor initiates the writing of the two sectors that have been temporarily saved to the data buffer to the memory bank 506 (FIG. 6) by issuing a write command, followed by address and data information. The write operation at step 1234 is performed according to the method and apparatus discussed above relative to FIGS. 7 and 9.

[0085] Upon completion of writing two sectors of information, the write operation is verified at 1235. If information was not correctly programmed into the sectors at step 1234, the process continues to step 1237 where a defect management routine is performed, as will be discussed in greater detail below. After execution of the defect management routine, the sector count is decremented by two at step 1236. At 1235, if the write operation was verified as being successful, step 1236 is executed and no defect management is necessary. The microprocessor then determines at 1238 whether the sector count is equal to zero and if so, it is assumed that no more sectors remain to be written and the process proceeds to 1228. If, however, more sectors need to be written the process proceeds to step 1240 at which the host-provided LBA is incremented by two to point to the next sector that is to be written.

[0086] At step 1240, the microprocessor determines whether the last sector of the block has been reached. The block boundary is determined by comparing the ‘offset’ value of the current LBA to the number of sectors in a block, and if those values are equal, a block boundary is reached. For example, in the preferred embodiment, since a block includes 32 sectors, the ‘offset’ value of the current LBA is compared against ‘32’ (in decimal notation). If alternatively, a block is defined to have other than 32 sectors, such as 16 sectors, the latter is compared against the ‘offset’. If a block boundary in the nonvolatile memory is reached, the write process continues from step 1206 where the virtual PBA value corresponding to the current LBA value is checked for an all ‘1’s condition and so on. If a block boundary is not reached at step 1242, the write process continues from step 1218.

[0087] At step 1218, if it is determined that the sector count is not greater than one, the microprocessor proceeds to determine at 1220 whether data buffer 614 (FIG. 6) has received at least one sector of information from the host. If not, the microprocessor waits until one sector of information is transferred from the host to the data buffer 614. Upon receipt of one sector of information, writing of the next sector is initiated and performed at step 1222 according to the method and apparatus discussed above relative to FIGS. 10 and 11. Upon completion of writing a sector of information, the write operation is verified at 1223. If information was not correctly programmed into the sector at step 1222, the process continues to step 1225 where a defect management routine is performed, as will be discussed in greater detail below. After execution of the defect management routine, at step 1224, the sector count is decremented by one. If at 1223, it is determined that the write operation was correctly performed, the process continues to step 1224 and no defect management routine is executed. At 1226, the microprocessor determines whether the sector count is equal to zero and, if not, the host-provided LBA is incremented by one and the write process continues to step 1242 where the microprocessor checks for a block boundary as explained above.

[0088] If at step 1226, as in step 1238, it is determined that no more sectors remain to be written, i.e. the sector count is zero, the depicted process proceeds to 1228 at which the microprocessor determines whether the move flag is set. As noted above, the move flag would be set at step 1210 if it was determined at 1206 that an LBA was being re-accessed by the host.

[0089] If it is determined at 1228 that the move flag is not set, the write process ends. However, upon a determined at 1228 that the move flag is set, the block is updated. That is, those sectors of the current block that were not accessed are moved to corresponding sector locations in the block within memory bank 506 identified by the virtual PBA value assigned in step 1214 to the free block found in step 1208. This is perhaps best understood by an example.

[0090] Let us assume for the purpose of discussion that the sectors identified by LBAs 1, 2, 3, 4, 5 and 6 have already been written and that the host now commands the controller to write data to sectors identified by LBAs 3, 4 and 5. Further, let us assume that during the first write process when LBAs 1–6 were written, they were stored in a block location in the memory bank 506 (FIG. 6) identified by a virtual PBA value of “3” and the LBA locations 3, 4 and 5 are now (during the second write process) being written to a location in the memory bank identified by a virtual PBA value of “8”. During writing of locations identified by host-provided LBA values of 3, 4, and 5, the microprocessor at step 1206 determines that these block locations are being re-accessed and the move flag at 1210 is set. Furthermore, at step 1230, after the sectors, identified by host-provided LBAs 3, 4, and 5, have been written to corresponding sectors of the block identified by virtual PBA “8”, sectors in the block identified by virtual PBA “3” that were not re-accessed during the write operation are moved from the block identified by virtual PBA “3” to corresponding sector locations of the block identified by virtual PBA “8” and the block identified by virtual PBA “3” is thereafter erased. This example assumes that remaining sectors of the block identified by virtual PBA “3”, such as sectors 0 and 7–31 (assuming there are 32 sectors in a block), were not accessed since the last erase of the block in which they reside and therefore contain no valid sector information. Otherwise, if those sectors were previously accessed, then they would also be moved to the virtual PBA location 8.

[0091] Step 1230 may be implemented in many ways. The inventors of the present invention disclose various methods and apparatus which may be alternatively employed for performing the move operation of step 1230. In patent application Ser. No. 08/946,331 entitled “Moving Sequential Sectors Within a Block of Information In a Flash Memory Mass Storage Architecture”, filed on Oct. 7, 1997, and Ser. No. 08/831,266 entitled “Moving Sectors Within a Block of Information In a Flash Memory Mass Storage Architecture”, filed on Mar. 31, 1997, the disclosures of which are herein incorporated by reference.

[0092] FIG. 12a shows the steps performed by the microprocessor if the defect management routine at steps 1237 and 1225 (in FIG. 12) is executed. The block management routine is executed when the write operation is not successfully verified; the block(s) being programmed is in some way defective and a different area in the nonvolatile memory, i.e. another block need be located for programming therein.

[0093] At step 1600, the block that was being unsuccessfully programmed is marked as “defective” by setting the “defect” flags 756 (in FIG. 7). At step 1602, the space manager within the controller is commanded to find a free block. At step 1604, the information that would have been programmed at steps 1234 and 1222 (in FIG. 12) i.e. the block marked “defective” is programmed into corresponding sector locations within the free block found in step 1602.

[0094] At step 1606, the block marked “defective” is checked for the presence of any sector information that was previously written thereto successfully. If any such sectors exist, at step 1608, these previously-programmed sectors are moved to the free block, as is additional block information in the process of FIG. 12.

[0095] FIG. 13 shows a table diagram generally illustrating a memory storage format for storing a block, including 32 sectors, of information in memory bank 506 in accordance with an alternative embodiment of the present invention. In this embodiment, an even sector is stored in a first row portion located in a first of the two memory units and an odd sector is stored in a second row portion located in the second of the two memory units. In the depicted embodiment, memory bank 506 includes a plurality of M blocks 1302 designated BLCK0, BLCK1, BLCK(M-1) each having a physical block addresses (PBA). Each of the blocks 1302 includes a plurality of N memory row locations 1304, and in a preferred embodiment, N=16. Each block 1302 of memory bank 506 is comprised of a first sub-block 1306 of first flash memory chip 670, and a corresponding second sub-block 1308 of second flash memory chip 672 wherein the corresponding sub-blocks are identified by the same virtual PBA. Each memory row location 1304 includes a first row-portion 1310 and a corresponding second row-portion 1312. In the depicted embodiment each of the first and second row-portions 1310, 1312 includes storage for 512 bytes of data information plus additional storage space for error correction information (ECC information) and flag information.

[0096] Each of the first row-portions 1310 includes an even sector field 1314 for storing an even sector (S0, S2, S4, . . . ) of information, and an even sector error correction field 1316 for storing error correction information corresponding to the even sector stored in field 1314. Each of the second row-portions 1312 includes an odd sector field 1318 for storing an odd sector (S1, S3, S5, . . . ) of information, an odd sector error correction field 1320 for storing error correction information corresponding to the odd sector stored in 1318, a block address field 1322, and a flag field 1324. It is understood in the present invention that field 1314 could alternatively be used to store an odd sector while field 1318 could alternatively be used to store an even sector. Also, first row-portion 1310 could alternatively be used for storing the block address and flags.

[0097] Flag field 1324 is used for storing flag information which is used by controller 510 (FIG. 6) during access operations as further explained below. Block address field 1322 is used for storing the block address permanently assigned to block 1302, such as “0” for BLCK0. Only a single block address entry is required in the block address field per block. In a preferred embodiment, a block address entry is entered in block address field 1322 of the last row 1304, which is row 15.

[0098] In this alternative embodiment, the first and second split buses 680, 684 (FIG. 6) include lines coupled to receive data bytes of the even and odd sectors respectively. The controller 510 (FIG. 6) writes two sectors simultaneously by simultaneously writing a byte of an even sector and an odd sector simultaneously via the first and second split buses 680, 684 (FIG. 6), respectively. The split buses 680, 684 (FIG. 6) also provide for: transmission of ECC information between the flash memory chips and the flash state machine 642 and ECC logic unit 660 of the memory controller 510; and transmission of address information from flash state machine 642 to the flash memory chips.

[0099] FIG. 14 shows a timing diagram illustrating the timing of control signals, address signals, and data signals for an erase operation of the memory system of FIG. 6. The diagram includes: the wave form 902 representing the first flash signal which transmits time multiplexed command, address, and data information from the flash state machine 642 (FIG. 6) via first split bus 680 (FIG. 6) to the first flash memory chip; the wave form 904 representing the second flash signal which transmits time multiplexed command, address, and data signals transmitted from the flash state machine via second split bus 684 (FIG. 6) to the second flash memory chip; a time line 1450; and a plurality of control signal wave forms. The control signal wave forms, all of which are described above, include: wave form 906 representing the command line enable (CLE) signal; wave form 908 representing the address line enable (ALE) signal; wave form 910 representing the write enable (WE) signal; wave form 912 representing the read enable (RE) signal; wave form 914 representing the flash chip enable (FCE*) signal; and wave form 916 representing the flash ready/busy signal (FRDY_BSY* signal).

[0100] The erase operation commences at a time E0 at which the FCE* signal (wave form 914) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to begin receiving command, address, and data signals. At a subsequent time E1, the CLE signal (wave form 906) is activated, transitioning from a LOW state to a HIGH state, thereby enabling the first and second flash memory chips to read command signals. At a time E2, the first and second flash signals (wave forms 902 and 904) each transmit a command signal. The first flash signal (wave form 902) transmits an ‘erase set’ command, 60H, via the first split bus 680 (FIG. 6) to the first flash memory chip while the second flash signal (wave form 904) transmits a read status command signal 70H via the second split bus 684 (FIG. 6) to the second flash memory chip. At a time E3, while the command signals 60H and 70H are active, the WE signal (wave form 910) transitions from a HIGH state to a LOW state thereby enabling the first and second flash memory chips to read the command signals 60H and 70H. At a time E4, the CLE signal (wave form 906) is deactivated, transitioning back to the LOW state, thereby disabling the flash memory chips from reading command signals.

[0101] Also at time E4, the ALE signal (wave form 908) is activated, transitioning from a LOW state to a HIGH state, thereby enabling the first and second flash memory chips to read packets of address information. At times E5 and E6, the first flash signal (wave form 902) transmits first and second address packets ADD0 and ADD1 respectively to the first flash memory chip wherein the first and second address packets ADD0 and ADD1 specify a sub-block 730 (FIG. 7) of the first flash memory chip 670 of the memory bank. At a time E7, the ALE signal (wave form 908) is deactivated. During time intervals between times E3 and E4, and E4 and E5, the WE signal (wave form 910) transitions to the LOW state to enable the flash memory chip to read the address packets.

[0102] At a time E8, the CLE signal (wave form 906) is again activated to enable the first and second memory chips to read command signals. At a time E9, the first flash signal (wave form 902) transmits DOH, which is an ‘erase confirm command’ to the first flash memory chip. This command, as sampled by the CLE signal, actually initiates the erase operation within the flash chips, after which, the contents of data fields 734 and 738 of each memory row portion 732 of the addressed sub-block 730 (FIG. 7) of the first flash memory chip 670 are erased, i.e. set to an “all 1's” state. At a time E10, the FRDY-BSY* signal (wave form 912) transitions from a HIGH state to a LOW state to indicate to the flash state machine 642 (FIG. 6) that at least one of the flash memory chips is busy.

[0103] At a time E11, the CLE signal (wave form 906) is activated to enable the first and second flash memory chips to read command signals. At a time E12, the first and second flash signals (wave forms 902 and 904) each transmit a command signal. The first flash signal (wave form 902) transmits a read command signal 70H via the first split bus 680 (FIG. 6) to the first flash memory chip while the second flash signal (wave form 904) transmits an erase command signal 60H via the second split bus 684 (FIG. 6) to the second flash memory chip. At a time E13, while the command signals 70H and 60H are active, the WE signal (wave form 910) transitions to the LOW state to enable the first and second flash memory chips to read the command signals 60H and 70H. At a time E14, the CLE signal (wave form 906) is deactivated to disable the flash memory chips from reading command signals and the ALE signal (wave form 908) is activated thereby enabling the first and second flash memory chips to read packets of address information. At times E15 and E16, the second flash signal (wave form 904) transmits first and second address packets ADD0 and ADD1 respectively to the second flash memory chip wherein the first and second address packets ADD0 and ADD1 specify a sub-block 731 (FIG. 7) of the second flash memory chip 672 of the memory bank. At a time E17, the ALE signal (wave form 908) is deactivated. During time intervals between times E13 and E14, and E14 and E15, the WE signal (wave form 910) enables the flash memory chips to read the address packets. At a time E18, the CLE signal (wave form 906) is again activated to enable the first and second memory chips to read command signals. At a time E19, the first flash signal (wave form 902) transmits DOH to the first flash memory chip to erase the contents of data fields 734 and 738 of each memory row portion 732 of the specified block and thereby set them to an “all 1's” state.

[0104] To summarize, during a time interval TEB1, between the times E0 and E11, the memory controller erases an addressed sub-block 730 (FIG. 7) of the first flash memory chip 670. Also, during a time interval TEB2, between the times E11 and E20, the memory controller erases a corresponding addressed sub-block 731 (FIG. 7) of the second flash memory chip 672. At a time E21, the FRDY_BSY* signal (wave form 916) transitions from a LOW state to a HIGH state to indicate to the flash state machine 642 (FIG. 6) that both of the flash memory chips are finished with the erase operation.

[0105] Immediately after time E21, the first and second flash signals (wave forms 902 and 904) each transmit a read status command signal 70H to the first and second flash memory chips respectively. While the read command signals 70H are active, the WE signal (wave form 910) transitions to the LOW state thereby enabling the first and second flash memory chips to read the read command signals 70H. At a time E22, the first and second flash signals (wave forms 902 and 904) both transmit a status data back to the controller.

[0106] So, the status of both flash memory chips are read simultaneously after the erase operation is performed on the two corresponding addressed sub-blocks of the flash memory chips as described above.

[0107] If either of the sub-blocks 730, 731 of the memory chips has an error, the entire block 727 (FIG. 7) within the chips is marked defective by setting the contents of the defect flag 756 (FIG. 7) in the second flash memory chip 672.

[0108] FIG. 15 is a flowchart illustrating a process of erasing a block, including a first sub-block stored in a first memory unit and a second sub-block stored in a second memory unit, in accordance with the present invention. Microprocessor 620 (FIG. 6) executes instructions, which are stored in code RAM 626 (FIG. 6) to carry out the depicted process.

[0109] In step 1502, microprocessor 620 (FIG. 6) loads a block address to be erased. In step 1504, the microprocessor initiates the erase operations described above in reference to the timing diagram at 1400 (FIG. 14). At 1506, the microprocessor determines whether the erase operation is finished by reading the flash ready/busy (FRDY_BSY*) signal (wave form 916 of FIG. 14) which transitions from a LOW state to a HIGH state to indicate to the flash state machine 642 (FIG. 6) that both of the flash memory chips are finished with the erase operation. At 1508, the microprocessor reads the status of the flash chips 670, 672 (FIG. 6). At 1508, the microprocessor determines whether the erase operation performed in step 1504 was successful in both of the flash chips 670, 672 (FIG. 6) and, if so, the process ends. If it is determined that the erase operation performed in step 1504 was not successful in both of the flash chips, then the microprocessor marks the block in both of the flash chips 670, 672 defective.

[0110] Although the present invention has been described in terms of specific embodiments, it is anticipated that alterations and modifications thereof will no doubt become apparent to those skilled in the art. It is therefore intended that the following claims be interpreted as covering all such alterations and modification as fall within the true spirit and scope of the invention.

Claims

What is claimed is:

1. A memory storage system for increasing the performance of write operations of sector information to storage locations within non-volatile memory unit, the sector locations organized into sub-blocks and a plurality of sub-blocks defining a block comprising:

memory control circuitry, coupled to the non-volatile memory unit for receiving user data of sector information included in a sector, from a host, said received user data identifiable by addresses of a predetermined order, said memory control circuitry for writing said received user data to a first storage location of a particular sub-block of a particular block, said memory control circuitry for further writing user data of sector information to a first storage location of a sub-block of the particular block that is other than the particular sub-block regardless of the predetermined order of the addresses of the received sectors, a single virtual physical block address selectable based upon the identification of a free storage location within said non-volatile memory unit for identifying the storage locations of said sub-block of the particular block,

wherein writing of sector information to the first storage location of the sub-blocks of the particular block is performed substantially concurrently thereby increasing the performance of write operations.

2. A memory storage system as recited in claim 1 wherein said non-volatile memory unit includes one or more nonvolatile memory devices.

3. A memory storage system for increasing the performance of programming operations of sector information to storage locations within non-volatile memory unit, the sector locations organized into sub-blocks and a plurality of sub-blocks defining a block comprising:

memory control circuitry, coupled to the non-volatile memory unit, for receiving user data of sectors of information from the host, said received user data of sectors of information identifiable by addresses of a predetermined order, said memory control circuitry for programming sector information, received from the host, to a first storage location of a particular sub-block of a particular block, said memory control circuitry for further programming said user data of said sectors of information to a first storage location of a sub-block of the particular block that is other than the particular sub-block regardless of the predetermined order of the addresses of the received sectors, a single virtual physical block address selectable based upon the identification of a free storage location within said non-volatile memory unit for identifying the storage locations of said sub-block of the particular block,

wherein programming of sector information to the first storage location of the sub-blocks of the particular block is performed substantially concurrently thereby increasing the performance of programming operations.

4. A memory storage system as recited in claim 3 wherein said non-volatile memory unit includes one or more nonvolatile memory devices.

Patent Citations (284)

Patent	Date	Inventor	Cited By
US4099069(A)	1978-07-01	Cricchi et al.	Applicant
US4130900(A)	1978-12-01	Watanabe	Applicant
US4210959(A)	1980-07-01	Wozniak	Applicant
US4309627(A)	1982-01-01	Tabata	Applicant
US4355376(A)	1982-10-01	Gould	Applicant
US4398248(A)	1983-08-01	Hsia et al.	Applicant
US4405952(A)	1983-09-01	Slakmon	Applicant
US4414627(A)	1983-11-01	Nakamura	Applicant
US4450559(A)	1984-05-01	Bond et al.	Applicant
US4456971(A)	1984-06-01	Fukuda et al.	Applicant
US4468730(A)	1984-08-01	Dodd et al.	Applicant
US4473878(A)	1984-09-01	Zolnowsky et al.	Applicant
US4476526(A)	1984-10-01	Dodd	Applicant
US4498146(A)	1985-02-01	Martinez	Applicant
US4525839(A)	1985-06-01	Nozawa et al.	Applicant
US4532590(A)	1985-07-01	Wallach et al.	Applicant
US4609833(A)	1986-09-01	Guterman	Applicant
US4616311(A)	1986-10-01	Sato	Applicant
US4654847(A)	1987-03-01	Dutton	Applicant
US4710871(A)	1987-12-01	Belknap et al.	Applicant
US4746998(A)	1988-05-01	Robinson et al.	Applicant
US4748320(A)	1988-05-01	Yorimoto et al.	Applicant
US4757474(A)	1988-07-01	Fukushi et al.	Applicant
US4774700(A)	1988-09-01	Satoh et al.	Applicant
US4780855(A)	1988-10-01	Iida et al.	Applicant
US4788665(A)	1988-11-01	Fukuda et al.	Applicant
US4797543(A)	1989-01-01	Watanabe	Applicant
US4800520(A)	1989-01-01	Iijima	Applicant
US4829169(A)	1989-05-01	Watanabe	Applicant
US4843224(A)	1989-06-01	Ohta et al.	Applicant
US4896262(A)	1990-01-01	Wayama et al.	Applicant
US4914529(A)	1990-04-01	Bonke	Applicant
US4920518(A)	1990-04-01	Nakamura et al.	Applicant
US4924331(A)	1990-05-01	Robinson et al.	Applicant
US4943745(A)	1990-07-01	Watanabe et al.	Applicant
US4953122(A)	1990-08-01	Williams	Applicant
US4970642(A)	1990-11-01	Yamamura	Applicant
US4970727(A)	1990-11-01	Miyawaki et al.	Applicant
US5070474(A)	1991-12-01	Tuma et al.	Applicant
US5093785(A)	1992-03-01	Iijima	Applicant
US5168465(A)	1992-12-01	Harari	Applicant
US5198380(A)	1993-03-01	Harari	Applicant
US5200959(A)	1993-04-01	Gross et al.	Applicant
US5218695(A)	1993-06-01	Noveck et al.	Applicant
US5220518(A)	1993-06-01	Haq	Applicant
US5226168(A)	1993-07-01	Kobayashi et al.	Applicant
US5227714(A)	1993-07-01	Lou	Applicant
US5253351(A)	1993-10-01	Yamamoto et al.	Applicant
US5267218(A)	1993-11-01	Elbert	Applicant
US5268318(A)	1993-12-01	Harari	Applicant
US5268870(A)	1993-12-01	Harari	Applicant
US5270979(A)	1993-12-01	Harari et al.	Applicant
US5293560(A)	1994-03-01	Harari	Applicant
US5297148(A)	1994-03-01	Harari et al.	Applicant
US5303198(A)	1994-04-01	Adachi et al.	Applicant
US5305276(A)	1994-04-01	Uenoyama	Applicant
US5305278(A)	1994-04-01	Inoue	Applicant
US5315541(A)	1994-05-01	Harari et al.	Applicant
US5315558(A)	1994-05-01	Hag	Applicant
US5329491(A)	1994-07-01	Brown et al.	Applicant
US5337275(A)	1994-08-01	Garner	Applicant
US5341330(A)	1994-08-01	Wells et al.	Applicant
US5341339(A)	1994-08-01	Wells	Applicant
US5341341(A)	1994-08-01	Fukuzo	Applicant
US5353256(A)	1994-10-01	Fandrich et al.	Applicant
US5357475(A)	1994-10-01	Hasbun et al.	Applicant
US5359569(A)	1994-10-01	Fujita et al.	Applicant
US5365127(A)	1994-11-01	Manley	Applicant
US5369615(A)	1994-11-01	Harari et al.	Applicant
US5371702(A)	1994-12-01	Nakai et al.	Applicant
US5381539(A)	1995-01-01	Yanai et al.	Applicant
US5382839(A)	1995-01-01	Shinohara	Applicant
US5384743(A)	1995-01-01	Rouy	Applicant
US5388083(A)	1995-02-01	Assar et al.	Applicant
US5396468(A)	1995-03-01	Harari et al.	Applicant
US5404485(A)	1995-04-01	Ban	Applicant
US5406527(A)	1995-04-01	Honma	Applicant
US5418752(A)	1995-05-01	Harari et al.	Applicant
US5422842(A)	1995-06-01	Cernea et al.	Applicant
US5422856(A)	1995-06-01	Sasaki et al.	Applicant
US5428621(A)	1995-06-01	Mehrotra et al.	Applicant
US5430682(A)	1995-07-01	Ishikawa et al.	Applicant
US5430859(A)	1995-07-01	Norman et al.	Applicant
US5431330(A)	1995-07-01	Wieres	Applicant
US5434825(A)	1995-07-01	Harari	Applicant
US5438573(A)	1995-08-01	Mangan et al.	Applicant
US5465235(A)	1995-11-01	Miyamoto	Applicant
US5465338(A)	1995-11-01	Clay	Applicant
US5471478(A)	1995-11-01	Mangan et al.	Applicant
US5473765(A)	1995-12-01	Gibbons et al.	Applicant
US5479638(A)	1995-12-01	Assar et al.	Applicant
US5485595(A)	1996-01-01	Assar et al.	Applicant
US5490117(A)	1996-02-01	Oda et al.	Applicant
US5495442(A)	1996-02-01	Cernea et al.	Applicant
US5504760(A)	1996-04-01	Harari et al.	Applicant
US5508971(A)	1996-04-01	Cernea et al.	Applicant
US5513138(A)	1996-04-01	Manabe et al.	Applicant
US5515333(A)	1996-05-01	Fujita et al.	Applicant
US5519847(A)	1996-05-01	Fandrich et al.	Applicant
US5523980(A)	1996-06-01	Sakui et al.	Applicant
US5524230(A)	1996-06-01	Sakaue et al.	Applicant
US5530673(A)	1996-06-01	Tobita et al.	Applicant
US5530828(A)	1996-06-01	Kaki et al.	Applicant
US5530938(A)	1996-06-01	Akasaka et al.	Applicant
US5532962(A)	1996-07-01	Auclair et al.	Applicant
US5532964(A)	1996-07-01	Cernea et al.	Applicant
US5534456(A)	1996-07-01	Yuan et al.	Applicant
US5535328(A)	1996-07-01	Harari et al.	Applicant
US5541551(A)	1996-07-01	Brehner et al.	Applicant
US5544118(A)	1996-08-01	Harari	Applicant
US5544356(A)	1996-08-01	Robinson et al.	Applicant
US5552698(A)	1996-09-01	Tai et al.	Applicant
US5554553(A)	1996-09-01	Harari	Applicant
US5563825(A)	1996-10-01	Cernea et al.	Applicant
US5566314(A)	1996-10-01	DeMarco et al.	Applicant
US5568439(A)	1996-10-01	Harari	Applicant
US5572466(A)	1996-11-01	Sukegawa	Examiner
US5579502(A)	1996-11-01	Konishi et al.	Applicant
US5581723(A)	1996-12-01	Hasbun et al.	Applicant
US5583812(A)	1996-12-01	Harari	Applicant
US5592415(A)	1997-01-01	Kato et al.	Applicant
US5592420(A)	1997-01-01	Cernea et al.	Applicant
US5598370(A)	1997-01-01	Niijima et al.	Applicant
US5602987(A)	1997-02-01	Harari et al.	Applicant
US5603001(A)	1997-02-01	Sukegawa et al.	Applicant
US5611067(A)	1997-03-01	Okamoto et al.	Applicant
US5640528(A)	1997-06-01	Harney et al.	Applicant
US5642312(A)	1997-06-01	Harari	Applicant
US5648929(A)	1997-07-01	Miyamoto	Applicant
US5663901(A)	1997-09-01	Wallace et al.	Applicant
US5693570(A)	1997-12-01	Cernea et al.	Applicant
US5712819(A)	1998-01-01	Harari	Applicant
US5719808(A)	1998-02-01	Harari et al.	Applicant
US5723990(A)	1998-03-01	Roohparvar	Applicant
US5734567(A)	1998-03-01	Griffiths et al.	Applicant
US5745418(A)	1998-04-01	Ma et al.	Applicant
US5754567(A)	1998-05-01	Norman	Applicant
US5757712(A)	1998-05-01	Nagel et al.	Applicant
US5758100(A)	1998-05-01	Odisho	Applicant
US5761117(A)	1998-06-01	Uchino et al.	Applicant
US5768190(A)	1998-06-01	Tanaka et al.	Applicant
US5768195(A)	1998-06-01	Nakamura et al.	Applicant
US5773901(A)	1998-06-01	Kanter	Applicant
US5778418(A)	1998-07-01	Auclair et al.	Applicant
US5781478(A)	1998-07-01	Takeuchi et al.	Applicant
US5787445(A)	1998-07-01	Daberko	Applicant
US5787484(A)	1998-07-01	Norman	Applicant
USRE35881(E)	1998-08-01	Barrett et al.	Applicant
US5799168(A)	1998-08-01	Ban	Applicant
US5802551(A)	1998-09-01	Komatsu et al.	Applicant
US5809515(A)	1998-09-01	Kaki et al.	Applicant
US5809558(A)	1998-09-01	Matthews et al.	Applicant
US5809560(A)	1998-09-01	Schneider	Applicant
US5818781(A)	1998-10-01	Estakhri et al.	Applicant
US5822245(A)	1998-10-01	Gupta et al.	Applicant
US5822252(A)	1998-10-01	Lee et al.	Applicant
US5822781(A)	1998-10-01	Wells et al.	Applicant
US5831929(A)	1998-11-01	Manning	Applicant
US5835935(A)	1998-11-01	Estakhri et al.	Applicant
US5845313(A)	1998-12-01	Estakhri et al.	Applicant
US5847552(A)	1998-12-01	Brown	Applicant
US5860083(A)	1999-01-01	Sukegawa	Applicant
US5860124(A)	1999-01-01	Matthews et al.	Applicant
US5862099(A)	1999-01-01	Gannage et al.	Applicant
US5890192(A)	1999-03-01	Lee et al.	Applicant
US5901086(A)	1999-05-01	Wang et al.	Applicant
US5907856(A)	1999-05-01	Estakhri et al.	Applicant
US5909586(A)	1999-06-01	Anderson	Applicant
US5920884(A)	1999-07-01	Jennings, III et al.	Applicant
US5928370(A)	1999-07-01	Asnaashari	Applicant
US5930815(A)	1999-07-01	Estakhri et al.	Applicant
US5933368(A)	1999-08-01	Ma et al.	Applicant
US5933846(A)	1999-08-01	Endo	Applicant
US5936971(A)	1999-08-01	Harari et al.	Applicant
US5937425(A)	1999-08-01	Ban	Applicant
US5953737(A)	1999-09-01	Estakhri et al.	Applicant
US5956473(A)	1999-09-01	Ma et al.	Applicant
US5959926(A)	1999-09-01	Jones et al.	Applicant
US5966727(A)	1999-10-01	Nishino et al.	Applicant
US5986933(A)	1999-11-01	Takeuchi et al.	Applicant
US5987563(A)	1999-11-01	Itoh et al.	Applicant
US5987573(A)	1999-11-01	Hiraka	Applicant
US5991849(A)	1999-11-01	Yamada et al.	Applicant
US6011322(A)	2000-01-01	Stumfall et al.	Applicant
US6011323(A)	2000-01-01	Camp	Applicant
US6021408(A)	2000-02-01	Ledain et al.	Applicant
US6026020(A)	2000-02-01	Matsubara et al.	Applicant
US6026027(A)	2000-02-01	Terrell, II et al.	Applicant
US6034897(A)	2000-03-01	Estakhri et al.	Applicant
US6035357(A)	2000-03-01	Sakaki	Applicant
US6040997(A)	2000-03-01	Estakhri	Applicant
US6047352(A)	2000-04-01	Lakhani et al.	Applicant
US6055184(A)	2000-04-01	Acharya et al.	Applicant
US6055188(A)	2000-04-01	Takeuchi et al.	Applicant
US6072796(A)	2000-06-01	Christensen et al.	Applicant
US6081447(A)	2000-06-01	Lofgren et al.	Applicant
US6081878(A)	2000-06-01	Estakhri et al.	Applicant
US6097666(A)	2000-08-01	Sakui et al.	Applicant
US6115785(A)	2000-09-01	Estakhri et al.	Applicant
US6122195(A)	2000-09-01	Estakhri et al.	Applicant
US6125424(A)	2000-09-01	Komatsu et al.	Applicant
US6125435(A)	2000-09-01	Estakhri et al.	Applicant
US6128695(A)	2000-10-01	Estakhri et al.	Applicant
US6134145(A)	2000-10-01	Wong	Applicant
US6134151(A)	2000-10-01	Estakhri et al.	Applicant
US6141249(A)	2000-10-01	Estakhri et al.	Applicant
US6145051(A)	2000-11-01	Estakhri et al.	Applicant
US6151247(A)	2000-11-01	Estakhri et al.	Applicant
US6173362(B1)	2001-01-01	Yoda	Applicant
US6181118(B1)	2001-01-01	Meehan et al.	Applicant
US6182162(B1)	2001-01-01	Estakhri et al.	Applicant
US6202138(B1)	2001-03-01	Estakhri et al.	Applicant
US6223308(B1)	2001-04-01	Estakhri et al.	Applicant
US6226708(B1)	2001-05-01	McGoldrick et al.	Applicant
US6230234(B1)	2001-05-01	Estakhri et al.	Applicant
US6262918(B1)	2001-07-01	Estakhri et al.	Applicant
US6272610(B1)	2001-08-01	Katayama et al.	Applicant
US6279069(B1)	2001-08-01	Robinson et al.	Applicant
US6279114(B1)	2001-08-01	Toombs et al.	Applicant
US6374337(B1)	2002-04-01	Estakhri	Applicant
US6393513(B1)	2002-05-01	Estakhri et al.	Applicant
US6397314(B1)	2002-05-01	Estakhri et al.	Applicant
US6411546(B1)	2002-06-01	Estakhri et al.	Applicant
US6567307(B1)	2003-05-01	Estakhri et al.	Applicant
US6728851(B1)	2004-04-01	Estakhri et al.	Examiner
US2003/0033471(A1)	2003-02-01	Lin et al.	Applicant
AU557723	1987-01-01		Applicant
EP220718(A2)	1987-05-01		Applicant
EP243503(A1)	1987-11-01		Applicant
EP392895(A2)	1990-10-01		Applicant
EP424191(A2)	1991-04-01		Applicant
EP489204(A1)	1992-06-01		Applicant
EP522780(A2)	1993-01-01		Applicant
EP522780(B1)	1993-01-01		Applicant
EP544252(A2)	1993-06-01		Applicant
EP613151(A2)	1994-08-01		Applicant
EP617363(A2)	1994-09-01		Applicant
EP619541(A2)	1994-10-01		Applicant
EP663636(A1)	1995-07-01		Applicant
EP686976(A2)	1995-12-01		Applicant
FR9301908	1993-08-01		Applicant
GB2251323	1992-07-01		Applicant
GB2291990	1996-02-01		Applicant
GB2304428	1997-03-01		Applicant
JP3-2228377	1981-10-01		Applicant
JP59-45695(A)	1982-09-01		Applicant
JP58-215794(A)	1983-12-01		Applicant
JP58-215795(A)	1983-12-01		Applicant
JP59-162695(A)	1984-09-01		Applicant
JP60-212900	1985-10-01		Applicant
JP61-96598(A)	1986-05-01		Applicant
JP62-283496(A)	1987-12-01		Applicant
JP62-283497(A)	1987-12-01		Applicant
JP63-183700(A)	1988-07-01		Applicant
JP1-138694	1989-05-01		Applicant
JP4-57295	1992-02-01		Applicant
JP4-254994	1992-09-01		Applicant
JP4-268284	1992-09-01		Applicant
JP4-278297	1992-10-01		Applicant
JP4-332999(A)	1992-11-01		Applicant
JP5-128877	1993-05-01		Applicant
JP5-282883	1993-10-01		Applicant
JP6-36578	1994-02-01		Applicant
JP6-124175	1994-05-01		Applicant
JP6-124231	1994-05-01		Applicant
JP6-131889	1994-05-01		Applicant
JP6-149395	1994-05-01		Applicant
JP8-132747	1994-05-01		Applicant
JP6-266596	1994-09-01		Applicant
JP7-93499	1995-04-01		Applicant
JP7-114499	1995-05-01		Applicant
JP7-311708	1995-11-01		Applicant
JP8-18018	1996-01-01		Applicant
JPRM-37697	1996-02-01		Applicant
JP9-147581	1997-08-01		Applicant
JP8-69696	1998-03-01		Applicant
SU1388877(A1)	1988-04-01		Applicant
SU1408439(A1)	1988-07-01		Applicant
SU1515164(A1)	1989-10-01		Applicant
SU1541619(A1)	1990-02-01		Applicant
SU1573458(A2)	1990-06-01		Applicant
SU1686449(A2)	1991-10-01		Applicant
WO84/00628	1984-02-01		Applicant
WO94/20906	1994-09-01		Applicant

Non-Patent Literature (35)

Book—Computer Architecture and Parallel Processing, Kai Hwang & Faye A. Briggs, McGraw-Hill Book Co., © 1984, p. 64.Applicant
Magazine—“State of the Art: Magnetic VS. Optical Store Data in a Flash”, by Walter Lahti and Dean McCarron, Byte magazine dated Nov. 1, 1990, 311, vol. 15, No. 12.Applicant
Magazine—Technology Updates, Integrated Circuits, “1-Mbit flash memories seek their role in system design”, Ron Wilson, Senior Editor, Computer Design magazine 28 (1989) Mar. 1, No. 5, Tulsa OK, US, pp. 30 and 32..Applicant
1992 Symposium of VLSI Circuits Digest of Technical Papers, “EEPROM for Solid State Disk Applications”, S. Mehoura et al., SunDisk Corporation, Santa Clara, CA. R.W. Gregor et al., AT&T Bell Laboratories, Allentown, PA. pp. 24 and 25.Applicant
Mendel Rosenblum and John K Oustfrhout The Design and Implementation of a Log-Structured File System. article 1991. 15 pgs. Berkeley, USA.Applicant
Dhian Dipert and Markus Levy Designing with Flash Memory book, Apr. 1994 445 pgs. Annebooks, San Diego USA.Applicant
Ross S Finlayson and David R Chernon. An Extended File Service Explaining Write-Once Storage article. 1987. 10 pgs ACM.Applicant
Jason Gait. The Optical File Cabinet A Kandorn-Access File System for Write-Onco Optical Disks, article Jun. 1988. 12 pgs Beaverton, Orogon.Applicant
Henry G Baker. Memory Management book 1995. 19 pgs Springer-Verlag Bortiln Hokleberg Germany.Applicant
Sape J Mullender and Andrew S Tanenbaum A Distributed File Service Based on Optimistic Concurrency Control, article 1985 12 pgs. ACM.Applicant
Hiroshi Nakamura Junichi Miyamoto Kenichi Imamiya and Yoshihisa Iwata, A Novel Sense Amplifer for Flexible Voltage Operation NAND Flash Mermories symposium. 1995, VLSI Circuits Digest of Technical Papers,, 2 pgs.Applicant
Hiroshi Nakamura Junichi Miyamoto Kenichi Imamiya, Yoshihisa Iwata Yoshihisa Sugiura and Hiboa-Ko Oodaura, A Novel Sensing Scheme with On Chip Page Copy for Flexible Voltage NAND Flash Memories, article, Jun. 1995, 9 pgs. . . vol. 8/9-C., No. 6.Applicant
Takaaki Nozaki Toshiaki Tanaka Yoshiro Kuiya Eita Kinoshita Tatsuo Tsuchiya and Yutaka Hayashi. A 1-Mu EEPROM with MONOS Memory Cell for Semiconductor Disk Application, article, 1991, 6 pgs, Journal of Solid-State Circuits, vol. 26, No. 4.Applicant
Kai Hwang and Faye A. Briggs Computer Architecture and Parallel Processing book. 1984 McGraw Hill Inc 2 pgs US.Applicant
Walter Lahti and Dean McCarron, State of the Art Magnetic VS Optical Store Data in a flash article 1996 7 pgs vol. 15 No. 12 McGraw-Hill, Inc. US.Applicant
Ron Wilson Integrated Circuits. 1-Mbit flash memories book their role in system design. article, Mar. 1, 1989. 2 pgs No. 6 Tulsa OK.Applicant
S Mehroura JH Yuan R A. Cemea WY Chien D C Guteman G Samachisa R D Noman M Mofidi W Lee Y Fong A Minnea E Hann, R W Gregor E P Eberhardt, J R Radosevich. K.R. Stiles R A Kohler C W Leung and T J Mulrooney Serial 9Mb F EEPROM for Solid State Disk Applications, symposium 1102, 2 pgs Mountain View, CA.Applicant
Steven H Leibson Nonvolatile, in-circuit-reprogrammable memories, article. Jan. 3, 1991 12 pgs. EDN. Circle No. 12.Applicant
Ramon Caceres Fred Douglis Kai Li and Brian Marsh Operations System Implications of Suiki State Mobile Computers Article 7 pgs. Oct. 1993, Workshop on Workstation Operating Systems.Applicant
Michael Wu and Wily Zwafnfpoel. A Non-Volatile Main Memory Storage System. 12 pgs 1994. ACM, San Jose CA USA.Applicant
Dave Bursky Innovative flash memories match DRAM densities available with a choice of leatures flash memories are finding homes in many systems (includes related articles on the origins of flash. and on the differences between NAND and NOR flash memories) article May 16, 1994, 9 pgs, Electronic Design, v. 42, N. 10, The Gates Group.Applicant
Anthony Cataldo Now flash enhancements up ante (Intel's 20F400uv-120 and 28F004BV-120. Atmol's AT290V010 and AT29BV020, and Samsung Semiconductor's KM29V32000 “Flash” memory devices) (Produce Announcement). article Mar. 13, 1995, 4 pgs Electronic News, v. 41, N. 2058 The Gale Group.Applicant
Sam Wener “Flash modules portability, rousability small size valued for a host of APPs-Consumer formats flocking to flash”. article 7/22/9G 9 pgs.. Electronic Engineering times, N. 911, CMP Media.Applicant
Toshiba MO8 Memory (Non Volatile) 1995. Data Book.Applicant
Stan Baker But Integration Calls For Hardware Software Changes Flash designers face the dawn of a new memory age article, Sep. 12, 2003, 5 pgs., Electronic Engineering Times, 1990, N. 619, 41 CMP Media.Applicant
Toshiba. Toshiba MOS Digital Integrated Circuit Silicon Gate CMOS. (TC58N3512DC) Mar. 21, 2001 43 pgs. Data Book.Applicant
Toshiba Corporation SMIL (Smartmedia Interface Library) Hardware Edition Variation 1 00. Jul. 1, 200, 36 pgs. Data Book.Applicant
Toshiba Toshiba M0S Digital Integrated Circuit Silicon Gate. (TC08512FT). Mar. 5, 2001 43 pgs Data Book.Applicant
Toshiba Toshiba MOS Digital Integrated Circuit Silicon Gate. (TC5813VM92A1FT00). Jan. 10, 2003. 44 pgs Data Book.Applicant
Toshiba Toshiba MOS Digital Integrated Circuit Silicon Gate. (TC58DG02A1FT00). Jan. 10, 2003. 44 pgs Data Book.Applicant
Toshiba Toshiba MOS Digital Integrated Circuit Silicon Gate. (TII58100TT) Mar. 5, 2001 43 pgs Data Book.Applicant
3oNonvolatile Memory Technology Review, A Time of Change, Proceedings 1993 Conference Jun. 22-24, 1993, LindNelati Heights MD USA.Applicant
Toshiba Corporation SMII. (Smalmedia Interface Library) Software Edition Version 1 00. Jul. 1, 2000 136 pgs Data Book.Applicant
Toshiba MOS Memory (Non Volatile). 1906 279 pgs Data Book.Applicant
Dan Auclair. Optimal Solid State Disk Architecure For Portable Computers symposium Jul. 9, 1991 7 pgs SunDisk Corporation.Applicant

Abstract

Description

Cross Reference to Related Applications

Background of the Invention

[0002] 1. Field of the Invention

[0004] 2. Description of the Prior Art

Summary of the Invention

[0019] It is a further object of the present invention to store overhead information associated with two sectors of information in one of the two nonvolatile memory semiconductor devices.

In the Drawings

[0028] FIG. 4 is a table diagram illustrating an exemplary format for storage of a sector of data maintained in a memory bank.

[0030] FIG. 6 is a detailed block diagram of the memory system of FIG. 5.

[0032] FIG. 8A is a table diagram generally illustrating organization of an exemplary LBA-PBA map for use in accordance with the present invention.

[0033] FIG. 8B shows a block diagram illustrating formats of address information identifying sectors and associated blocks of information in accordance with the present invention.

[0037] FIG. 12 is a flowchart illustrating a process of simultaneously writing two sectors of information to two memory units during a single write operation in accordance with the present invention.

[0038] FIG. 12a shows a flow chart of the steps performed in executing the defect management routine of FIG. 12.

Detailed Description of the Preferred Embodiment

Claims

What is claimed is:

2. A memory storage system as recited in claim 1 wherein said non-volatile memory unit includes one or more nonvolatile memory devices.

4. A memory storage system as recited in claim 3 wherein said non-volatile memory unit includes one or more nonvolatile memory devices.

Patent Citations (284)

Patent	Date	Inventor	Cited By
US4099069(A)	1978-07-01	Cricchi et al.	Applicant
US4130900(A)	1978-12-01	Watanabe	Applicant
US4210959(A)	1980-07-01	Wozniak	Applicant
US4309627(A)	1982-01-01	Tabata	Applicant
US4355376(A)	1982-10-01	Gould	Applicant
US4398248(A)	1983-08-01	Hsia et al.	Applicant
US4405952(A)	1983-09-01	Slakmon	Applicant
US4414627(A)	1983-11-01	Nakamura	Applicant
US4450559(A)	1984-05-01	Bond et al.	Applicant
US4456971(A)	1984-06-01	Fukuda et al.	Applicant
US4468730(A)	1984-08-01	Dodd et al.	Applicant
US4473878(A)	1984-09-01	Zolnowsky et al.	Applicant
US4476526(A)	1984-10-01	Dodd	Applicant
US4498146(A)	1985-02-01	Martinez	Applicant
US4525839(A)	1985-06-01	Nozawa et al.	Applicant
US4532590(A)	1985-07-01	Wallach et al.	Applicant
US4609833(A)	1986-09-01	Guterman	Applicant
US4616311(A)	1986-10-01	Sato	Applicant
US4654847(A)	1987-03-01	Dutton	Applicant
US4710871(A)	1987-12-01	Belknap et al.	Applicant
US4746998(A)	1988-05-01	Robinson et al.	Applicant
US4748320(A)	1988-05-01	Yorimoto et al.	Applicant
US4757474(A)	1988-07-01	Fukushi et al.	Applicant
US4774700(A)	1988-09-01	Satoh et al.	Applicant
US4780855(A)	1988-10-01	Iida et al.	Applicant
US4788665(A)	1988-11-01	Fukuda et al.	Applicant
US4797543(A)	1989-01-01	Watanabe	Applicant
US4800520(A)	1989-01-01	Iijima	Applicant
US4829169(A)	1989-05-01	Watanabe	Applicant
US4843224(A)	1989-06-01	Ohta et al.	Applicant
US4896262(A)	1990-01-01	Wayama et al.	Applicant
US4914529(A)	1990-04-01	Bonke	Applicant
US4920518(A)	1990-04-01	Nakamura et al.	Applicant
US4924331(A)	1990-05-01	Robinson et al.	Applicant
US4943745(A)	1990-07-01	Watanabe et al.	Applicant
US4953122(A)	1990-08-01	Williams	Applicant
US4970642(A)	1990-11-01	Yamamura	Applicant
US4970727(A)	1990-11-01	Miyawaki et al.	Applicant
US5070474(A)	1991-12-01	Tuma et al.	Applicant
US5093785(A)	1992-03-01	Iijima	Applicant
US5168465(A)	1992-12-01	Harari	Applicant
US5198380(A)	1993-03-01	Harari	Applicant
US5200959(A)	1993-04-01	Gross et al.	Applicant
US5218695(A)	1993-06-01	Noveck et al.	Applicant
US5220518(A)	1993-06-01	Haq	Applicant
US5226168(A)	1993-07-01	Kobayashi et al.	Applicant
US5227714(A)	1993-07-01	Lou	Applicant
US5253351(A)	1993-10-01	Yamamoto et al.	Applicant
US5267218(A)	1993-11-01	Elbert	Applicant
US5268318(A)	1993-12-01	Harari	Applicant
US5268870(A)	1993-12-01	Harari	Applicant
US5270979(A)	1993-12-01	Harari et al.	Applicant
US5293560(A)	1994-03-01	Harari	Applicant
US5297148(A)	1994-03-01	Harari et al.	Applicant
US5303198(A)	1994-04-01	Adachi et al.	Applicant
US5305276(A)	1994-04-01	Uenoyama	Applicant
US5305278(A)	1994-04-01	Inoue	Applicant
US5315541(A)	1994-05-01	Harari et al.	Applicant
US5315558(A)	1994-05-01	Hag	Applicant
US5329491(A)	1994-07-01	Brown et al.	Applicant
US5337275(A)	1994-08-01	Garner	Applicant
US5341330(A)	1994-08-01	Wells et al.	Applicant
US5341339(A)	1994-08-01	Wells	Applicant
US5341341(A)	1994-08-01	Fukuzo	Applicant
US5353256(A)	1994-10-01	Fandrich et al.	Applicant
US5357475(A)	1994-10-01	Hasbun et al.	Applicant
US5359569(A)	1994-10-01	Fujita et al.	Applicant
US5365127(A)	1994-11-01	Manley	Applicant
US5369615(A)	1994-11-01	Harari et al.	Applicant
US5371702(A)	1994-12-01	Nakai et al.	Applicant
US5381539(A)	1995-01-01	Yanai et al.	Applicant
US5382839(A)	1995-01-01	Shinohara	Applicant
US5384743(A)	1995-01-01	Rouy	Applicant
US5388083(A)	1995-02-01	Assar et al.	Applicant
US5396468(A)	1995-03-01	Harari et al.	Applicant
US5404485(A)	1995-04-01	Ban	Applicant
US5406527(A)	1995-04-01	Honma	Applicant
US5418752(A)	1995-05-01	Harari et al.	Applicant
US5422842(A)	1995-06-01	Cernea et al.	Applicant
US5422856(A)	1995-06-01	Sasaki et al.	Applicant
US5428621(A)	1995-06-01	Mehrotra et al.	Applicant
US5430682(A)	1995-07-01	Ishikawa et al.	Applicant
US5430859(A)	1995-07-01	Norman et al.	Applicant
US5431330(A)	1995-07-01	Wieres	Applicant
US5434825(A)	1995-07-01	Harari	Applicant
US5438573(A)	1995-08-01	Mangan et al.	Applicant
US5465235(A)	1995-11-01	Miyamoto	Applicant
US5465338(A)	1995-11-01	Clay	Applicant
US5471478(A)	1995-11-01	Mangan et al.	Applicant
US5473765(A)	1995-12-01	Gibbons et al.	Applicant
US5479638(A)	1995-12-01	Assar et al.	Applicant
US5485595(A)	1996-01-01	Assar et al.	Applicant
US5490117(A)	1996-02-01	Oda et al.	Applicant
US5495442(A)	1996-02-01	Cernea et al.	Applicant
US5504760(A)	1996-04-01	Harari et al.	Applicant
US5508971(A)	1996-04-01	Cernea et al.	Applicant
US5513138(A)	1996-04-01	Manabe et al.	Applicant
US5515333(A)	1996-05-01	Fujita et al.	Applicant
US5519847(A)	1996-05-01	Fandrich et al.	Applicant
US5523980(A)	1996-06-01	Sakui et al.	Applicant
US5524230(A)	1996-06-01	Sakaue et al.	Applicant
US5530673(A)	1996-06-01	Tobita et al.	Applicant
US5530828(A)	1996-06-01	Kaki et al.	Applicant
US5530938(A)	1996-06-01	Akasaka et al.	Applicant
US5532962(A)	1996-07-01	Auclair et al.	Applicant
US5532964(A)	1996-07-01	Cernea et al.	Applicant
US5534456(A)	1996-07-01	Yuan et al.	Applicant
US5535328(A)	1996-07-01	Harari et al.	Applicant
US5541551(A)	1996-07-01	Brehner et al.	Applicant
US5544118(A)	1996-08-01	Harari	Applicant
US5544356(A)	1996-08-01	Robinson et al.	Applicant
US5552698(A)	1996-09-01	Tai et al.	Applicant
US5554553(A)	1996-09-01	Harari	Applicant
US5563825(A)	1996-10-01	Cernea et al.	Applicant
US5566314(A)	1996-10-01	DeMarco et al.	Applicant
US5568439(A)	1996-10-01	Harari	Applicant
US5572466(A)	1996-11-01	Sukegawa	Examiner
US5579502(A)	1996-11-01	Konishi et al.	Applicant
US5581723(A)	1996-12-01	Hasbun et al.	Applicant
US5583812(A)	1996-12-01	Harari	Applicant
US5592415(A)	1997-01-01	Kato et al.	Applicant
US5592420(A)	1997-01-01	Cernea et al.	Applicant
US5598370(A)	1997-01-01	Niijima et al.	Applicant
US5602987(A)	1997-02-01	Harari et al.	Applicant
US5603001(A)	1997-02-01	Sukegawa et al.	Applicant
US5611067(A)	1997-03-01	Okamoto et al.	Applicant
US5640528(A)	1997-06-01	Harney et al.	Applicant
US5642312(A)	1997-06-01	Harari	Applicant
US5648929(A)	1997-07-01	Miyamoto	Applicant
US5663901(A)	1997-09-01	Wallace et al.	Applicant
US5693570(A)	1997-12-01	Cernea et al.	Applicant
US5712819(A)	1998-01-01	Harari	Applicant
US5719808(A)	1998-02-01	Harari et al.	Applicant
US5723990(A)	1998-03-01	Roohparvar	Applicant
US5734567(A)	1998-03-01	Griffiths et al.	Applicant
US5745418(A)	1998-04-01	Ma et al.	Applicant
US5754567(A)	1998-05-01	Norman	Applicant
US5757712(A)	1998-05-01	Nagel et al.	Applicant
US5758100(A)	1998-05-01	Odisho	Applicant
US5761117(A)	1998-06-01	Uchino et al.	Applicant
US5768190(A)	1998-06-01	Tanaka et al.	Applicant
US5768195(A)	1998-06-01	Nakamura et al.	Applicant
US5773901(A)	1998-06-01	Kanter	Applicant
US5778418(A)	1998-07-01	Auclair et al.	Applicant
US5781478(A)	1998-07-01	Takeuchi et al.	Applicant
US5787445(A)	1998-07-01	Daberko	Applicant
US5787484(A)	1998-07-01	Norman	Applicant
USRE35881(E)	1998-08-01	Barrett et al.	Applicant
US5799168(A)	1998-08-01	Ban	Applicant
US5802551(A)	1998-09-01	Komatsu et al.	Applicant
US5809515(A)	1998-09-01	Kaki et al.	Applicant
US5809558(A)	1998-09-01	Matthews et al.	Applicant
US5809560(A)	1998-09-01	Schneider	Applicant
US5818781(A)	1998-10-01	Estakhri et al.	Applicant
US5822245(A)	1998-10-01	Gupta et al.	Applicant
US5822252(A)	1998-10-01	Lee et al.	Applicant
US5822781(A)	1998-10-01	Wells et al.	Applicant
US5831929(A)	1998-11-01	Manning	Applicant
US5835935(A)	1998-11-01	Estakhri et al.	Applicant
US5845313(A)	1998-12-01	Estakhri et al.	Applicant
US5847552(A)	1998-12-01	Brown	Applicant
US5860083(A)	1999-01-01	Sukegawa	Applicant
US5860124(A)	1999-01-01	Matthews et al.	Applicant
US5862099(A)	1999-01-01	Gannage et al.	Applicant
US5890192(A)	1999-03-01	Lee et al.	Applicant
US5901086(A)	1999-05-01	Wang et al.	Applicant
US5907856(A)	1999-05-01	Estakhri et al.	Applicant
US5909586(A)	1999-06-01	Anderson	Applicant
US5920884(A)	1999-07-01	Jennings, III et al.	Applicant
US5928370(A)	1999-07-01	Asnaashari	Applicant
US5930815(A)	1999-07-01	Estakhri et al.	Applicant
US5933368(A)	1999-08-01	Ma et al.	Applicant
US5933846(A)	1999-08-01	Endo	Applicant
US5936971(A)	1999-08-01	Harari et al.	Applicant
US5937425(A)	1999-08-01	Ban	Applicant
US5953737(A)	1999-09-01	Estakhri et al.	Applicant
US5956473(A)	1999-09-01	Ma et al.	Applicant
US5959926(A)	1999-09-01	Jones et al.	Applicant
US5966727(A)	1999-10-01	Nishino et al.	Applicant
US5986933(A)	1999-11-01	Takeuchi et al.	Applicant
US5987563(A)	1999-11-01	Itoh et al.	Applicant
US5987573(A)	1999-11-01	Hiraka	Applicant
US5991849(A)	1999-11-01	Yamada et al.	Applicant
US6011322(A)	2000-01-01	Stumfall et al.	Applicant
US6011323(A)	2000-01-01	Camp	Applicant
US6021408(A)	2000-02-01	Ledain et al.	Applicant
US6026020(A)	2000-02-01	Matsubara et al.	Applicant
US6026027(A)	2000-02-01	Terrell, II et al.	Applicant
US6034897(A)	2000-03-01	Estakhri et al.	Applicant
US6035357(A)	2000-03-01	Sakaki	Applicant
US6040997(A)	2000-03-01	Estakhri	Applicant
US6047352(A)	2000-04-01	Lakhani et al.	Applicant
US6055184(A)	2000-04-01	Acharya et al.	Applicant
US6055188(A)	2000-04-01	Takeuchi et al.	Applicant
US6072796(A)	2000-06-01	Christensen et al.	Applicant
US6081447(A)	2000-06-01	Lofgren et al.	Applicant
US6081878(A)	2000-06-01	Estakhri et al.	Applicant
US6097666(A)	2000-08-01	Sakui et al.	Applicant
US6115785(A)	2000-09-01	Estakhri et al.	Applicant
US6122195(A)	2000-09-01	Estakhri et al.	Applicant
US6125424(A)	2000-09-01	Komatsu et al.	Applicant
US6125435(A)	2000-09-01	Estakhri et al.	Applicant
US6128695(A)	2000-10-01	Estakhri et al.	Applicant
US6134145(A)	2000-10-01	Wong	Applicant
US6134151(A)	2000-10-01	Estakhri et al.	Applicant
US6141249(A)	2000-10-01	Estakhri et al.	Applicant
US6145051(A)	2000-11-01	Estakhri et al.	Applicant
US6151247(A)	2000-11-01	Estakhri et al.	Applicant
US6173362(B1)	2001-01-01	Yoda	Applicant
US6181118(B1)	2001-01-01	Meehan et al.	Applicant
US6182162(B1)	2001-01-01	Estakhri et al.	Applicant
US6202138(B1)	2001-03-01	Estakhri et al.	Applicant
US6223308(B1)	2001-04-01	Estakhri et al.	Applicant
US6226708(B1)	2001-05-01	McGoldrick et al.	Applicant
US6230234(B1)	2001-05-01	Estakhri et al.	Applicant
US6262918(B1)	2001-07-01	Estakhri et al.	Applicant
US6272610(B1)	2001-08-01	Katayama et al.	Applicant
US6279069(B1)	2001-08-01	Robinson et al.	Applicant
US6279114(B1)	2001-08-01	Toombs et al.	Applicant
US6374337(B1)	2002-04-01	Estakhri	Applicant
US6393513(B1)	2002-05-01	Estakhri et al.	Applicant
US6397314(B1)	2002-05-01	Estakhri et al.	Applicant
US6411546(B1)	2002-06-01	Estakhri et al.	Applicant
US6567307(B1)	2003-05-01	Estakhri et al.	Applicant
US6728851(B1)	2004-04-01	Estakhri et al.	Examiner
US2003/0033471(A1)	2003-02-01	Lin et al.	Applicant
AU557723	1987-01-01		Applicant
EP220718(A2)	1987-05-01		Applicant
EP243503(A1)	1987-11-01		Applicant
EP392895(A2)	1990-10-01		Applicant
EP424191(A2)	1991-04-01		Applicant
EP489204(A1)	1992-06-01		Applicant
EP522780(A2)	1993-01-01		Applicant
EP522780(B1)	1993-01-01		Applicant
EP544252(A2)	1993-06-01		Applicant
EP613151(A2)	1994-08-01		Applicant
EP617363(A2)	1994-09-01		Applicant
EP619541(A2)	1994-10-01		Applicant
EP663636(A1)	1995-07-01		Applicant
EP686976(A2)	1995-12-01		Applicant
FR9301908	1993-08-01		Applicant
GB2251323	1992-07-01		Applicant
GB2291990	1996-02-01		Applicant
GB2304428	1997-03-01		Applicant
JP3-2228377	1981-10-01		Applicant
JP59-45695(A)	1982-09-01		Applicant
JP58-215794(A)	1983-12-01		Applicant
JP58-215795(A)	1983-12-01		Applicant
JP59-162695(A)	1984-09-01		Applicant
JP60-212900	1985-10-01		Applicant
JP61-96598(A)	1986-05-01		Applicant
JP62-283496(A)	1987-12-01		Applicant
JP62-283497(A)	1987-12-01		Applicant
JP63-183700(A)	1988-07-01		Applicant
JP1-138694	1989-05-01		Applicant
JP4-57295	1992-02-01		Applicant
JP4-254994	1992-09-01		Applicant
JP4-268284	1992-09-01		Applicant
JP4-278297	1992-10-01		Applicant
JP4-332999(A)	1992-11-01		Applicant
JP5-128877	1993-05-01		Applicant
JP5-282883	1993-10-01		Applicant
JP6-36578	1994-02-01		Applicant
JP6-124175	1994-05-01		Applicant
JP6-124231	1994-05-01		Applicant
JP6-131889	1994-05-01		Applicant
JP6-149395	1994-05-01		Applicant
JP8-132747	1994-05-01		Applicant
JP6-266596	1994-09-01		Applicant
JP7-93499	1995-04-01		Applicant
JP7-114499	1995-05-01		Applicant
JP7-311708	1995-11-01		Applicant
JP8-18018	1996-01-01		Applicant
JPRM-37697	1996-02-01		Applicant
JP9-147581	1997-08-01		Applicant
JP8-69696	1998-03-01		Applicant
SU1388877(A1)	1988-04-01		Applicant
SU1408439(A1)	1988-07-01		Applicant
SU1515164(A1)	1989-10-01		Applicant
SU1541619(A1)	1990-02-01		Applicant
SU1573458(A2)	1990-06-01		Applicant
SU1686449(A2)	1991-10-01		Applicant
WO84/00628	1984-02-01		Applicant
WO94/20906	1994-09-01		Applicant

Non-Patent Literature (35)

Magazine—“State of the Art: Magnetic VS. Optical Store Data in a Flash”, by Walter Lahti and Dean McCarron, Byte magazine dated Nov. 1, 1990, 311, vol. 15, No. 12.Applicant

Magazine—Technology Updates, Integrated Circuits, “1-Mbit flash memories seek their role in system design”, Ron Wilson, Senior Editor, Computer Design magazine 28 (1989) Mar. 1, No. 5, Tulsa OK, US, pp. 30 and 32..Applicant

1992 Symposium of VLSI Circuits Digest of Technical Papers, “EEPROM for Solid State Disk Applications”, S. Mehoura et al., SunDisk Corporation, Santa Clara, CA. R.W. Gregor et al., AT&T Bell Laboratories, Allentown, PA. pp. 24 and 25.Applicant

Mendel Rosenblum and John K Oustfrhout The Design and Implementation of a Log-Structured File System. article 1991. 15 pgs. Berkeley, USA.Applicant

Dhian Dipert and Markus Levy Designing with Flash Memory book, Apr. 1994 445 pgs. Annebooks, San Diego USA.Applicant

Ross S Finlayson and David R Chernon. An Extended File Service Explaining Write-Once Storage article. 1987. 10 pgs ACM.Applicant

Jason Gait. The Optical File Cabinet A Kandorn-Access File System for Write-Onco Optical Disks, article Jun. 1988. 12 pgs Beaverton, Orogon.Applicant

Henry G Baker. Memory Management book 1995. 19 pgs Springer-Verlag Bortiln Hokleberg Germany.Applicant

Sape J Mullender and Andrew S Tanenbaum A Distributed File Service Based on Optimistic Concurrency Control, article 1985 12 pgs. ACM.Applicant

Hiroshi Nakamura Junichi Miyamoto Kenichi Imamiya and Yoshihisa Iwata, A Novel Sense Amplifer for Flexible Voltage Operation NAND Flash Mermories symposium. 1995, VLSI Circuits Digest of Technical Papers,, 2 pgs.Applicant

Hiroshi Nakamura Junichi Miyamoto Kenichi Imamiya, Yoshihisa Iwata Yoshihisa Sugiura and Hiboa-Ko Oodaura, A Novel Sensing Scheme with On Chip Page Copy for Flexible Voltage NAND Flash Memories, article, Jun. 1995, 9 pgs. . . vol. 8/9-C., No. 6.Applicant

Takaaki Nozaki Toshiaki Tanaka Yoshiro Kuiya Eita Kinoshita Tatsuo Tsuchiya and Yutaka Hayashi. A 1-Mu EEPROM with MONOS Memory Cell for Semiconductor Disk Application, article, 1991, 6 pgs, Journal of Solid-State Circuits, vol. 26, No. 4.Applicant

Kai Hwang and Faye A. Briggs Computer Architecture and Parallel Processing book. 1984 McGraw Hill Inc 2 pgs US.Applicant

Walter Lahti and Dean McCarron, State of the Art Magnetic VS Optical Store Data in a flash article 1996 7 pgs vol. 15 No. 12 McGraw-Hill, Inc. US.Applicant

Ron Wilson Integrated Circuits. 1-Mbit flash memories book their role in system design. article, Mar. 1, 1989. 2 pgs No. 6 Tulsa OK.Applicant

S Mehroura JH Yuan R A. Cemea WY Chien D C Guteman G Samachisa R D Noman M Mofidi W Lee Y Fong A Minnea E Hann, R W Gregor E P Eberhardt, J R Radosevich. K.R. Stiles R A Kohler C W Leung and T J Mulrooney Serial 9Mb F EEPROM for Solid State Disk Applications, symposium 1102, 2 pgs Mountain View, CA.Applicant

Steven H Leibson Nonvolatile, in-circuit-reprogrammable memories, article. Jan. 3, 1991 12 pgs. EDN. Circle No. 12.Applicant

Ramon Caceres Fred Douglis Kai Li and Brian Marsh Operations System Implications of Suiki State Mobile Computers Article 7 pgs. Oct. 1993, Workshop on Workstation Operating Systems.Applicant

Michael Wu and Wily Zwafnfpoel. A Non-Volatile Main Memory Storage System. 12 pgs 1994. ACM, San Jose CA USA.Applicant

Dave Bursky Innovative flash memories match DRAM densities available with a choice of leatures flash memories are finding homes in many systems (includes related articles on the origins of flash. and on the differences between NAND and NOR flash memories) article May 16, 1994, 9 pgs, Electronic Design, v. 42, N. 10, The Gates Group.Applicant

Anthony Cataldo Now flash enhancements up ante (Intel's 20F400uv-120 and 28F004BV-120. Atmol's AT290V010 and AT29BV020, and Samsung Semiconductor's KM29V32000 “Flash” memory devices) (Produce Announcement). article Mar. 13, 1995, 4 pgs Electronic News, v. 41, N. 2058 The Gale Group.Applicant

Sam Wener “Flash modules portability, rousability small size valued for a host of APPs-Consumer formats flocking to flash”. article 7/22/9G 9 pgs.. Electronic Engineering times, N. 911, CMP Media.Applicant

Toshiba MO8 Memory (Non Volatile) 1995. Data Book.Applicant

Stan Baker But Integration Calls For Hardware Software Changes Flash designers face the dawn of a new memory age article, Sep. 12, 2003, 5 pgs., Electronic Engineering Times, 1990, N. 619, 41 CMP Media.Applicant

Toshiba. Toshiba MOS Digital Integrated Circuit Silicon Gate CMOS. (TC58N3512DC) Mar. 21, 2001 43 pgs. Data Book.Applicant

Toshiba Corporation SMIL (Smartmedia Interface Library) Hardware Edition Variation 1 00. Jul. 1, 200, 36 pgs. Data Book.Applicant

Toshiba Toshiba M0S Digital Integrated Circuit Silicon Gate. (TC08512FT). Mar. 5, 2001 43 pgs Data Book.Applicant

Toshiba Toshiba MOS Digital Integrated Circuit Silicon Gate. (TC5813VM92A1FT00). Jan. 10, 2003. 44 pgs Data Book.Applicant

Toshiba Toshiba MOS Digital Integrated Circuit Silicon Gate. (TC58DG02A1FT00). Jan. 10, 2003. 44 pgs Data Book.Applicant

Toshiba Toshiba MOS Digital Integrated Circuit Silicon Gate. (TII58100TT) Mar. 5, 2001 43 pgs Data Book.Applicant

3oNonvolatile Memory Technology Review, A Time of Change, Proceedings 1993 Conference Jun. 22-24, 1993, LindNelati Heights MD USA.Applicant

Toshiba Corporation SMII. (Smalmedia Interface Library) Software Edition Version 1 00. Jul. 1, 2000 136 pgs Data Book.Applicant

Toshiba MOS Memory (Non Volatile). 1906 279 pgs Data Book.Applicant

Dan Auclair. Optimal Solid State Disk Architecure For Portable Computers symposium Jul. 9, 1991 7 pgs SunDisk Corporation.Applicant