US 6,961,277 B2Grant
Method of refreshing a PCRAM memory device
Issue Date:2005-11-01
•23 Claims
•7 Drawing Sheets
Abstract
A method for refreshing PCRAM cells programmed to a low resistance state and entire arrays of PCRAM cells uses a simple refresh scheme which does not require separate control and application of discrete refresh voltages to the PCRAM cells in an array. Specifically, the array structure of a PCRAM device is constructed to allow leakage current to flow through each programmed cell in the array to refresh the programmed state. In one embodiment, the leakage current flows across the access device between the anode of the memory element and the bit line to which the cell is connected, for each memory cell in the array which has been programmed to the low resistance state. In another embodiment, the leakage current flows to the programmed cells through a doped substrate or doped regions of a substrate on which each cell is formed. An entire array is refreshed simultaneously by forming each memory element in the array to have one common anode formed as a single cell plate for the array. Only PCRAM cells in the array written to the low resistance state are refreshed by the controlled leakage current, whereas cells in the high resistance state are not affected by the refresh operation.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- John T. Moore
- Terry L. Gilton
- Kristy A. Campbell
Application Information
Application Number:US 10/614,160
Filing Date:2003-07-08
Priority Date:2003-07-08
Art Unit:2827
Patent Drawings (7 sheets)
Description
Field of the Invention
[0001] The invention relates generally to the field of semiconductor devices and, more particularly, to programmable conductor random access memory (PCRAM) devices.
Background of the Invention
[0002] Microprocessor-controlled integrated circuits are used in a wide variety of applications. Such applications include, for example, personal computers, vehicle control systems, telephone networks, and a host of consumer products. As is well known, microprocessors are essentially generic devices that perform specific functions under the control of a software program. This program is stored in one or more memory devices that are coupled to the microprocessor. Not only does the microprocessor access memory devices to retrieve the program instructions, but it also stores and retrieves data created during execution of the program in one or more memory devices.
[0003] There are a variety of different memory devices available for use in microprocessor-based systems. The type of memory device chosen for a specific function within a microprocessor-based system depends largely upon what features of the memory are best suited to perform the particular function. For instance, random access memories such as dynamic random access memories (DRAMs) and static random access memories (SRAMs) are used to temporarily store program information and data “actively” being used by the microprocessor. The data stored in random access memories may be read, erased, and rewritten many times during the execution of a program or function. Read only memories (ROMs), “write once read many” devices (WORMs) and electrically erasable programmable read only memories (EEPROMs), and flash memories on the other hand, are used as long term memory devices which permanently store information about the microprocesor system or store software programs or instructions for performing specific functions until erased or deleted by a user, for example.
[0004] Random access memories tend to provide greater storage capability and programming options and cycles than read only memories, but they must be continually powered in order to retain their content. Most random access memories store data in the form of charged and discharged capacitors contained in an array of memory cells. Such memory cells, however, are volatile in that the stored charges will dissipate after a relatively short period of time because of the natural tendency of an electrical charge to distribute itself into a lower energy state. For this reason, most random access memories such as DRAMs must be refreshed, that is, the stored value must be rewritten to the cells, about every 100 milliseconds in order to retain the stored data in the memory cells. Even SRAMs, which do not require refreshing, will only retain stored data as long as power is supplied to the memory device. When the power supply to the memory device is turned off, the data is lost.
[0005] Read only memories presently used in microprocessor devices are non-volatile, that is, capable of retaining stored information even when power to the memory device is turned off. Some read only memory devices are constructed so that once programmed with data, they cannot be reprogrammed. The read only memories that can be reprogrammed have complex structures which are difficult to manufacture, occupy a large amount of space and consume large quantities of power. For these reasons, read only memories are unsuitable for use in portable devices and/or as substitutes for the frequently accessed random access memories, i.e., memories capable of 1014 programming cycles or more.
[0006] Efforts have been underway to create a commercially viable memory device that is both randomly accessed and nonvolatile. To this end, various implementations of such nonvolatile random access memory devices are presently being developed which store data in a plurality of memory cells by structurally or chemically changing the resistance across the memory cells in response to predetermined voltages respectively applied to the memory cells. Examples of such variable resistance memory devices include memories using variable resistance polymers, perovskite, doped amorphous silicon or doped chalcogenide glass.
[0007] In a variable resistance memory cell, a first value may be written thereto by applying a voltage having a predetermined level to the memory cell, which changes the electrical resistance through the memory cell relative to the condition of the memory cell prior to the application of the voltage. A second value, or the default value, may be written to or restored in the memory cell by applying a second voltage to the memory cell, to thereby change the resistance through the memory cell back to the original level. The second voltage is in the negative direction of the first voltage and may or may not have the same magnitude as the first voltage. Each resistance state is stable, so that the memory cells are capable of retaining their stored values without being frequently refreshed. In this regard, since the variable resistance materials can be “programmed” to any of the stable resistance values, such variable resistance memory cells are known as programmable conductor random access memory (PCRAM) cells.
[0008] The value of the PCRAM cell is read or “accessed” by applying a read voltage to determine the resistance level across the cell. The magnitude of the read voltage is lower than the magnitude of the voltage required to change the resistance of the PCRAM cell. In a binary PCRAM cell, upon determining the resistance level of the PCRAM cell, the detected resistance level is compared with a reference resistance level. Generally, if the detected resistance level is greater than the reference level, the memory cell is determined to be in the “off” state, or storing, for example, a value of “0.” On the other hand, if the detected resistance level is less than the reference level, the memory cell is determined to be in the “on” state, or storing, for example, a value of “1.”
[0009] FIG. 1 generally shows a basic composition of a PCRAM cell 10 constructed over a substrate 12, having a variable resistance material 16 formed between two electrodes 14, 18. One type of variable resistance material may be amorphous silicon doped with V, Co, Ni, Pd, Fe and Mn as disclosed in U.S. Pat. No. 5,541,869 to Rose et al. Another type of variable resistance material may include perovskite materials such as Pr1−xCaxMnO3 (PCMO), La1−xCaxMnO3 (LCMO), LaSrMnO3 (LSMO), GdBaCoxOy (GBCO) as disclosed in U.S. Pat. No. 6,473,332 to Ignatiev et al. Still another type of variable resistance material may be a doped chalcogenide glass of the formula AxBy, where “B” is selected from among S, Se and Te and mixtures thereof, and where “A” includes at least one element from Group IIIA (B, Al, Ga, In, Tl), Group IVA (C, Si, Ge, Sn, Pb), Group VA (N, P, As, Sb, Bi), or Group VIIA (F, Cl, Br, I, At) of the periodic table, and with the dopant being selected from among the noble metals and transition metals, including Ag, Au, Pt, Cu, Cd, Ir, Ru, Co, Cr, Mn or Ni, as disclosed in U.S. Published Application Nos. 2003/0045054 and 2003/0047765 to Campbell et al. and Campbell, respectively. Yet another type of variable resistance material includes a carbon-polymer film comprising carbon black particulates or graphite, for example, mixed into a plastic polymer, such as that disclosed in U.S. Pat. No. 6,072,716 to Jacobson et al. The material used to form the electrodes 14, 18 can be selected from a variety of conductive materials, such as tungsten, nickel, tantalum, titanium, titanium nitride, aluminum, platinum, or silver, among others.
[0010] In FIG. 2 , a PCRAM cell 100 is shown to include an access device 102, a programmable conductor memory element 104, and a cell plate 110. The access device 102 is a transistor having a gate 102a coupled to a word line 106 and one terminal (source) 102b coupled to a bit line 108. The other terminal (drain) 102c of the access device 102 is coupled to one end of the programmable conductor memory element 104, while the other end of the programmable conductor memory element 104 is coupled to the cell plate 110. The cell plate 110 may span and be coupled to several other PCRAM cells, and may form the anode of all the memory elements 104 in an array of PCRAM cells. The cell plate 110 is also coupled to a potential source 112.
[0011] A representative diagram of the physical structure of the memory cell 100 is shown in FIG. 3. In particular, an n-doped substrate 126 includes a p-doped region 124. Two n-wells 120, 122 are formed in the p-doped region 124. Access device 102 is formed on the surface of the substrate 126 between the two n-wells 120, 122, so that the two n-wells 120, 122 serve as the source 102b and drain 102c, respectively, of the access device 102. Word line 106 is formed as a conductive strip extending into the page across the top of access device 102. Bit line 108 is connected directly to the n-well 120 forming the source 102b of the access device 102. Programmable conductor memory element 104 is formed on the substrate with its cathode 114 in contact with n-well 122 and the cell plate 110 (only a portion of which is shown) as its anode. The cell plate 110 of memory element 104 is connected to a potential source 112.
[0012] In the conventional operating scheme, when the memory element 104 is idle, the voltage across the anode 110 and the cathode 114 is 0 V. In order to perform any access operations including programming the programmable conductor memory element 104 to the low resistance state, erasing a programmed memory element (i.e., returning the memory element to the high resistance state), or reading the value stored in memory element 104, the word line 106 must be activated by applying a threshold voltage VG. The activated word line which closes the gate 102a of the access device 102 so that an n-channel is formed in the substrate 126 under the gate structure of access device 102 and across the gap between the two n-wells 120, 122 to activate the device 102. Upon activating the access device 102, the memory element 104 can be programmed to the low resistance state by applying a write (positive) voltage having at least the magnitude of a threshold voltage VT across the memory element 104.
[0013] Application of the write voltage may be achieved by raising the potential at the cell plate 110 (anode) relative to the access device drain 102b by applying or raising the voltage at the potential source 112, lowering the potential of the bit line 108, or a combination of both. To erase a programmed memory element 104, a negative voltage having a magnitude of at least a threshold erase voltage is applied between the anode and the cathode of the memory element 104, such that the potential at the potential source 112 is lower than the potential of the bit line 108.
[0014] The value stored in the memory element 104 can be read by applying a positive voltage, either by raising the potential at the anode or lowering the potential of the bit line 108 or both, which is less than the voltage level required to program the memory element to the low resistance state.
[0015] In a bistable PCRAM cell, the programmable conductor memory element 104 stores, for example, a binary 0 when in a high resistance state, and a binary 1 when in the low resistance state. The memory element 104 is ideally programmed to the low resistance state, e.g., to store a binary 1, by applying a positive voltage having a magnitude at least that of a threshold write voltage, and can be restored to the high resistance state, e.g., to store a binary 0, by applying a negative voltage having a magnitude of at least a threshold erase voltage. Of course, the values “0” and “1” relative to the high and low resistance state, respectively, are user-defined, and thus could be reversed, with the high resistance state representing the value “1” and the low resistance state representing the value “0.” The memory element can be nondestructively read by applying a reading voltage having a magnitude of less than the threshold write voltage.
[0016] As with volatile RAMs, PCRAMs are arranged as an array of memory cells and are written, erased, and read using a controller. FIG. 4 illustrates a memory device 200 comprising an array of memory cells arranged by tiling a plurality of memory cells 100a-100f together so that the memory cells along any given bit line 108a, 108b do not share a common word line 106a-106c. Conversely, the memory cells 100a-100f along any word line 106a-106c do not share a common bit line 108a-108b. In this manner, each memory cell is uniquely identified by the combined selection of the word line to which the gate of the memory cell access device is connected, and the bit line to which the drain of the memory cell access device is connected.
[0017] Each word line 106a-106c is connected to a word line driver 202a-202c via a respective transistor 204a-204c for selecting the respective word line for an access operation. The gates of the transistors 204a-204c are used to selectively couple/decouple the word lines 106a-106c to/from the word line drivers 202a-202c. Similarly, each bit line 108a-108b is coupled to a driver 206a-206b via selector gates 208a-208b. The current and/or resistance of a selected memory cell 100a-100f is measured by sensor amplifiers 210a-210b connected respectively to the bit lines 108a-108b.
[0018] For simplicity, FIG. 4 illustrates a memory array having only two rows of memory cells 100 on two bit lines 108a-108b and three columns of memory cells 100 on three word lines 106a-106c. However, it should be understood that in practical applications, memory devices would have significantly more cells in an array. For example, an actual memory device may include several million cells 100 arranged in a number of subarrays.
[0019] While the overall operating scheme of the memory device 200 may be similar regardless of the type of variable resistance material used in the memory elements, much research of late has focused on memory devices using memory elements having doped chalcogenide materials as the variable resistance material. More specifically, memory cells having a variable resistance material formed of germanium-selenide glass having a stoichiometry of GexSe100−x, with x ranging from about 20 to about 43, have been shown to be particularly promising for providing a viable commercial alternative to traditional DRAMs.
[0020] Generally, a chalcogenide PCRAM cell having such stoichiometry has an initial and “off” state resistance of over 100 K Ω (e.g., 1 M Ω). To perform a write operation on a chalcogenide memory cell in its normal high resistive state, a voltage having at least a threshold potential is applied to the electrode serving as the anode, with the cathode held at the reference potential or ground. Upon applying the threshold level voltage, i.e., a write voltage, the resistance across the memory cell changes to a level dramatically reduced from the resistance in its normal state, to a resistance less than 100 K Ω (e.g., 20 K Ω), whereupon the cell is considered to be in the “on” state.
[0021] The PCRAM cell retains this new lower level of resistivity until the resistivity is changed by another qualifying voltage level applied to one of the electrodes of the cell. For example, the memory cell is returned to the high resistance state by applying an erase voltage thereto in the negative direction of the voltage applied in the write operation (to achieve the lower resistance state). The erase voltage may or may not be the same magnitude as the write voltage, but is at least of the same order of magnitude.
[0022] Although it is not clearly understood what change or changes are induced in the doped chalcogenide material by the application of the threshold potential to result in the stable low resistant state, it is believed that the metal ions incorporated into the chalcogenide material somehow become aligned into a low resistance conductive configuration between the electrodes once the applied voltage reaches the threshold level. At least two theories exist as to the precise nature of the alignment.
[0023] In one theory, the metal ions within the chalcogenide material begin to plate on the cathode and progress through the chalcogenide material toward the anode upon the application of the threshold voltage level of a write operation. The metal ions continue to agglomerate until a conductive dendrite or filament is extended between the electrodes to thereby interconnect the top and bottom electrodes to create an electrical short circuit. Upon application of the negative threshold voltage, the dendrite recedes from the anode as the metal ions return to solution in the chalcogenide material or return to the source layer.
[0024] In a second theory, when an initial write signal having a threshold positive voltage level is applied to the memory cell, at least one conductive channel is formed in the chalcogenide material, and the metal ions are caused to agglomerate along the channels(s), thereby lowering the electrical resistance across the cell. Upon application of an erase signal having a negative threshold voltage level to the cell, the conductive channel(s) remain in place, but the metal ions are caused to move away from the conductive channel(s), thereby raising the electrical resistance across the cell. Subsequent write signals cause the metal ions to re-agglomerate along the channel(s). The resistance through the cell in the write and erase states is thus determined by the amount of metal ions agglomerated along the channel(s).
[0025] When written to the low resistance state, chalcogenide PCRAM cells can retain this state for several hours, days, even weeks. In this regard, such PCRAM devices are relatively non-volatile as compared to DRAM devices. However, while chalcogenide PCRAM cells in the high resistance state are completely non-volatile, PCRAM cells written to the low resistance state will gradually lose their conductivity across the chalcogenide glass layer and drift towards the high resistance state after an extended period of time. In particular, it has been found that such chalcogenide PCRAM devices which are written according to high speed algorithms, i.e., using write voltages each having a pulse width of less than 100 ns, have a tendency to gradually lose their low resistance characteristic over time, e.g., a week. It is desirable to use such high speed algorithms to write PCRAM devices to accommodate the demands of current operating speeds in state-of-the-art processors. Accordingly, PCRAM memory devices operated using high speed algorithms should be intermittently refreshed to maintain optimal operation of the PCRAM memory devices.
[0026] Refresh operations are well known in DRAM devices. Specifically, in DRAM devices memory cells must be refreshed frequently, e.g., every 100 milliseconds, and regardless of the value stored in each cell. Additionally, DRAM cells are refreshed with every read operation. PCRAM cells, on the other hand, only require refreshing on a much more sporadic basis, e.g., once every several days to once per week. Moreover, only PCRAM cells written to the low resistance state need periodic refreshing, since PCRAM cells in the high resistance state are not at risk of losing their stored values. One feature resulting from these characteristics of PCRAM devices is that PCRAM devices do not require the dedicated circuitry necessary in DRAM devices to perform the refresh operations.
[0027] U.S. application Ser. No. 09/941,648, co-assigned to the assignee of the present invention, and the entire disclosure of which is hereby incorporated by reference, discloses a system and method for refreshing PCRAM memory cells by applying a positive voltage in the form of a sweep voltage, a pulse voltage, or a step voltage to the cells. The refresh voltages are applied at a magnitude less than that capable of writing a cell to the low resistance state, so that cells in the high resistance state are not affected by the refresh voltages.
Brief Summary of the Invention
[0028] The present invention provides a method for refreshing PCRAM cells and entire arrays of PCRAM cells more efficiently than what is currently being done by using a simple refresh scheme which does not require separate control and application of discrete refresh voltages to the PCRAM cells in an array. In particular, according to the present invention, the PCRAM array structure is constructed to allow PCRAM cells written to the low resistance state to be refreshed by a controlled leakage current to the anode of each cell. In one embodiment, the leakage current flows from the bit lines and across the access device for each cell. In another embodiment, the leakage current flows to the cells through a doped substrate or doped regions of a substrate on which each cell is formed.
[0029] The magnitude of the leakage current through the PCRAM cells is lower than that required to write the PCRAM cells to the low resistance state, but above the baseline current through the cells due to the voltage level maintained at the anode of the cells so as to enable the leakage current to flow continuously across the channel region of the access device or through the substrate, respectively. Accordingly, only those cells in the low resistance state are refreshed by the leakage current, while cells in the high resistance state are unaffected by the refresh operation.
[0030] These and other features and advantages of the invention will be more apparent from the following detailed description, which is provided in connection with the accompanying drawings and illustrate exemplary embodiments of the invention.
Brief Description of the Drawings
[0031] FIG. 1 is an illustration of a programmable conductor random access memory element as known in the art;
[0032] FIG. 2 is a schematic diagram of a PCRAM cell previously developed in the art;
[0033] FIG. 3 is a structural diagram of a PCRAM cell according to the present invention;
[0034] FIG. 4 is a schematic diagram of an array of PCRAM cells previously developed in the art;
[0035] FIG. 5 shows an exemplary structural diagram of a PCRAM cell in a refresh operation according to a first embodiment of the present invention;
[0036] FIG. 6 illustrates a switch structure for use in the PCRAM cell shown in FIG. 5 ;
[0037] FIG. 7 shows an exemplary structural diagram of a PCRAM cell in a refresh operation according to a second embodiment of the present invention; and
[0038] FIG. 8 shows a processor system incorporating a memory device having the refresh scheme according to the present invention.
Detailed Description of the Invention
[0039] In the following detailed description, reference is made to various specific structural and process embodiments of the invention. These embodiments are described with sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that other embodiments may be employed, and that various structural, logical and electrical changes may be made without departing from the spirit or scope of the invention.
[0040] The term “substrate” used in the following description may include any supporting structure including, but not limited to, a plastic or a semiconductor substrate that has an exposed substrate surface. Semiconductor substrates should be understood to include silicon, silicon-on-insulator (SOI), silicon-on-sapphire (SOS), doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. When reference is made to a substrate or wafer in the following description, previous process steps may have been utilized to form regions or junctions in or over the base semiconductor or foundation.
[0041] The term “non-volatile,” when used in connection with the described memory device is intended to include any memory device which is generally capable of maintaining its memory state after power is removed from the device for a prolonged period of time (e.g., minutes, days, or weeks), and which may need occasional refreshing to maintain its stored value. As used herein, non-volatile memory devices are also intended to include such memory devices consistent with the foregoing and which are capable of retaining stored data after the power source is disconnected or removed.
[0042] The term “variable resistance material” is intended to include any material usable in programmable conductor memory (PCRAM) elements and/or non-volatile memory elements which exhibit a resistance change in response to an applied stimulus, e.g., a voltage.
[0043] The present invention is applicable in connection with a PCRAM array such as that shown and described above with reference to FIGS. 2 to 4. However, although FIG. 4 appears to show a separate cell plate for each row of cells 100a-100c and 100d-100f, in the present invention, the cell plate is preferably formed as a common anode to each memory element in the array 200 and is connected to voltage source 112. Also, while the access device 102, as well as the other transistors shown in FIGS. 2 to 4, are depicted as N-type CMOS transistors, it should be understood that P-type CMOS transistors may be used as long as the corresponding polarities of the other components and voltages are modified accordingly. Furthermore, while the present invention is disclosed and described in connection with memory devices having doped chalcogenide glass as the variable resistance material in the programmable conductor memory elements 104, the invention also encompasses PCRAM devices incorporating any other type of variable resistance memory elements having at least two stable resistive states known to those with ordinary skill in the art, such as the conductive polymer film memory elements, the perovskite memory elements, or the amorphous silicon memory elements disclosed above.
[0044] According to a first exemplary embodiment of the present invention, a refresh operation is simultaneously performed on each memory cell in an array by effecting a leakage current across the access transistor from the memory element. A cross-sectional view of a memory cell 300 in accordance with this exemplary embodiment is shown in FIG. 5. The structure shown in FIG. 5 is very similar to the structure of the memory cell 100 shown in FIG. 3 and discussed above, except that access transistor 102 is replaced with access transistor 302 having a gate 302a, source 302b and drain 302c, and potential source 112 is replaced with potential source 312. While most transistors are produced with the goal of reducing or eliminating current flow across the channel between the source and the drain when the transistor gate is off, transistor 302 in this embodiment is intentionally designed to allow some small current leakage across the channel when the transistor is off.
[0045] In the access transistor 302 according to the present embodiment, the threshold activation voltage VGL is designed to produce a leakage current across the transistor gate 302a when the transistor is off and the drain side 302c is at a potential of 0.2 V relative to the source 302b. For example, this may be accomplished by setting the threshold activation voltage VGL to approximately 0.6-0.7 V, which is a relatively low value and thus renders the transistor particularly susceptible to leakage current. The threshold activation voltage VGL may be determined during the manufacturing process of the access transistor by manipulating any of various factors, including adding a dopant into the channel region, forming a short channel length, providing a thin oxide layer between the gate and the channel, inter alia.
[0046] In a preferred application of the invention, the voltage at potential source 312 and at the bit line 108 are both held at a nominal value of 0.7 V when the memory cell is idle, resulting in 0 V potential difference across the memory cell. Referring now to FIG. 5 , the refresh operation is performed by driving the voltage at potential source 312 up to 0.9 V while the bit line is maintained at 0.7 V, to thereby achieve a potential difference of +0.2 V across the channel under the access transistor, which thereby induces a leakage current ILT to flow across the channel. While the exemplary embodiment achieves the leakage current ILT with a potential difference of +0.2 V between the anode 110 and the bit line 108, a potential difference of at least 10% over the baseline voltage 0.7 V and up to a potential difference of about +0.4 V may be safely applied to obtain the leakage current before risking a breakdown of the access transistor 302. For example, in another exemplary embodiment of the invention, the anode is driven up to a voltage of between about 0.79 V and about 0.85 V. Generally, the greater the potential difference across the channel, the greater the leakage current (up to the breakdown voltage of the transistor), and the faster the cells are refreshed. However, it is preferable to keep the leakage current below the voltage level necessary to program the cells. Preferably, the leakage current is maintained as a constant flow through all the memory cells 100 of the array 200 when no access operations (read, write, erase) are being performed on any of the memory cells in the array 200.
[0047] When an access operation is to be performed on a memory cell 300, the access transistor 302 is turned on by applying a voltage VGL, the potential source 312 is switched from the higher voltage level, e.g., 0.9 V, down to the baseline voltage, e.g., 0.7 V, and the voltage of the appropriate bit line 108 is set to an appropriate value to perform the desired operation. For example, a write operation is performed by setting the bit line to −0.5 V, to thereby obtain a potential difference of +1.2 V across the memory element 104. Similarly, a read operation is performed by setting the bit line to −0.1 V, to thereby obtain a potential difference of +0.8 V across the memory element 104. An erase operation, on the other hand, is performed by raising the voltage of the bit line to +1.7 V, to apply a voltage of −1.0 V across the memory element 104. The voltage at potential source 112 may be selected by means of a switch which alternatively connects to a voltage of +0.7 V or +0.9 V, for example, as shown in FIG. 6.
[0048] For at least PCRAM cells in which the variable resistance material is a doped chalcogenide material, only cells programmed to the low resistance state require refreshing. By producing a low-level leakage current, e.g., in the range of 1-100 picoamps, across the access transistor, the leakage current only flows through the memory cells programmed to the low resistance state. Memory cells which are in the high resistance state are unaffected by this refresh operation because the potential applied to the anode plate of the memory cells is below the threshold level to program these cells to the low resistance state. Moreover, the high resistance across these cells effectively blocks any leakage current from flowing through the cells.
[0049] Although not wishing to be bound by any particular theory, it is believed that the amount of leakage current flowing through the memory element and the transistor channel due to the raised potential at the anode as discussed above serves to reinforce the conductive path(s) between the electrodes and which are present in the low resistance state. It is believed that the leakage current counteracts the natural tendency of the conductive ions in the chalcogenide material to come out of alignment and disperse throughout the chalcogenide material.
[0050] In a second embodiment of the present invention, an array of memory cells is refreshed by a leakage current through the substrate, i.e., current flows from the common anode of the memory elements, through the respective memory elements, and through the substrate on which the memory elements are formed. FIG. 7 shows a cross-sectional view of a memory cell 400 in which a refresh operation is performed by producing a leakage current ILS through the substrate. The structure of memory cell 400 is similar to that of memory cell 100 of FIG. 3 except that the substrate 126 is exchanged for substrate 426, and the p-well region 124 is substituted with p-well region 424.
[0051] In this exemplary embodiment of FIG. 7 , leakage current is effected through the substrate by manufacturing the substrate 426 so that the depth “x” of the p-well 424 allows leakage between n-well 122 and the main portion of the substrate 126. Specifically, the p-well 424 is preferably formed to be less than 4000 Å. In contrast, in typical semiconductor structures in which it is desired to reduce leakage through the substrate, the depth of the p-well is formed to be at least 4000-5000 Å.
[0052] With the substrate constructed as described above, leakage current flows through the substrate when a potential difference exists between the common anode 110 and the base of the substrate 426, i.e., ground, up to a breakdown voltage of about 5.5 V. Hence, the presence, absence or amount of a potential difference between the level of the potential source 112 applied to the anode plate 110 and the bit line 108 is not a determining factor in this refresh operation, although leakage current may still occur across the channel under the access transistor simultaneously with the leakage through the substrate. Preferably, however, the level at potential source 112 is operated similarly to the previously described embodiment, in which the potential at the anode of the memory cell is driven to a voltage level in the range of from about 0.79 V to about 0.9 V for the refresh operation, and changed back to 0.7 V for read, write, and erase operations.
[0053] In addition to providing the capability to refresh an entire array of memory cells at one time, the embodiment of refreshing the memory cells by leakage current through the substrate as shown in FIG. 7 offers another advantage in that memory cells not currently being read, written or erased can still be refreshed during the access operation(s) of the other memory cell(s), since the anode of the memory cells is still held at a higher potential than the potential at the base of the substrate during each of the access operations.
[0054] In each embodiment of the invention described herein, PCRAM cells which have been programmed to a low resistance state in an array can be refreshed without disturbing any of the cells in the high resistance state since the high resistance associated with the unprogrammed cells requires an increased the voltage potential across it to cause sufficient leakage current. Thus, no prior knowledge of the states of each of the cells is necessary prior to conducting a refresh operation.
[0055] The present invention allows large memory arrays to be quickly and effectively refreshed by dividing a large array into smaller subarrays with each sub-array sharing a common anode plate. The sub-array anode plates can be driven sequentially to produce leakage current to refresh their respective cells using software or as presented on some hardware driven scheme depending on the rate of refresh desired. In each array or subarray, the p-well may be formed in the substrate in common to all the memory cells in the array, or a separate p-well may be formed in the substrate for each memory cell in the array.
[0056] FIG. 8 illustrates an exemplary processing system 900 incorporating a memory device as describe above in connection with FIGS. 5-7 . The processing system 900 includes one or more processors 901 coupled to a local bus 904. A memory controller 902 and a primary bus bridge 903 are also coupled the local bus 904. The processing system 900 may include multiple memory controllers 902 and/or multiple primary bus bridges 903. The memory controller 902 and the primary bus bridge 903 may be integrated as a single device 906.
[0057] The memory controller 902 is also coupled to one or more memory buses 907. Each memory bus accepts memory components 908 which include at least one memory device as described above in connection with FIGS. 5-7 . The memory components 908 may be a memory card or a memory module. Examples of memory modules include single inline memory modules (SIMMs) and dual inline memory modules (DIMMs). The memory components 908 may include one or more additional devices 909. For example, in a SIMM or DIMM, the additional device 909 might be a configuration memory, such as a serial presence detect (SPD) memory. The memory controller 902 may also be coupled to a cache memory 905. The cache memory 905 may be the only cache memory in the processing system. Alternatively, other devices, for example, processors 901 may also include cache memories, which may form a cache hierarchy with cache memory 905. If the processing system 900 include peripherals or controllers which are bus masters or which support direct memory access (DMA), the memory controller 902 may implement a cache coherency protocol. If the memory controller 902 is coupled to a plurality of memory buses 907, each memory bus 907 may be operated in parallel, or different address ranges may be mapped to different memory buses 907.
[0058] The primary bus bridge 903 is coupled to at least one peripheral bus 910. Various devices, such as peripherals or additional bus bridges may be coupled to the peripheral bus 910. These devices may include a storage controller 911, a miscellaneous I/O device 914, a secondary bus bridge 915 communicating with a secondary bus 916, a multimedia processor 918, and a legacy device interface 920. The primary bus bridge 903 may also be coupled to one or more special purpose high speed ports 922. In a personal computer, for example, the special purpose port might be the Accelerated Graphics Port (AGP), used to couple a high performance video card to the processing system 900.
[0059] The storage controller 911 couples one or more storage devices 913, via a storage bus 912, to the peripheral bus 910. For example, the storage controller 911 may be a SCSI controller and storage devices 913 may be SCSI discs. The I/O device 914 may be any sort of peripheral. For example, the I/O device 914 may be a local area network interface, such as an Ethernet card. The secondary bus bridge 915 may be used to interface additional devices via another bus to the processing system. For example, the secondary bus bridge may be a universal serial port (USB) controller used to couple USB devices 917 via to the processing system 900. The multimedia processor 918 may be a sound card, a video capture card, or any other type of media interface, which may also be coupled to additional devices such as speakers 919. The legacy device interface 920 is used to couple at least one legacy device 921, for example, older styled keyboards and mice, to the processing system 900.
[0060] The processing system 900 illustrated in FIG. 8 is only an exemplary processing system with which the invention may be used. While FIG. 8 illustrates a processing architecture especially suitable for a general purpose computer, such as a personal computer or a workstation, it should be recognized that well known modifications can be made to configure the processing system 900 to become more suitable for use in a variety of applications. For example, many electronic devices which require processing may be implemented using a simpler architecture which relies on a CPU 901 coupled to memory components 908 and/or memory arrays 200. These electronic devices may include, but are not limited to audio/video processors and recorders, gaming consoles, digital television sets, wired or wireless telephones, navigation devices (including system based on the global positioning system (GPS) and/or inertial navigation), and digital cameras and/or recorders. The modifications may include, for example, elimination of unnecessary components, addition of specialized devices or circuits, and/or integration of a plurality of devices.
[0061] While the invention has been described in detail in connection with preferred embodiments known at the time, it should be readily understood that the invention is not limited to the disclosed embodiments. Rather, the invention can be modified to incorporate any number of variations, alterations, substitutions or equivalent arrangements not heretofore described, but which are commensurate with the spirit and scope of the invention. For example, although the invention is described in connection with a doped chalcogenide material as the variable resistance material in the memory elements, it should be readily apparent that the present invention is also applicable to other non-volatile or semi-volatile variable resistance memory devices including those incorporating any other type of variable resistance material. Also, the scope and applicability of the present invention not only encompasses the structure of the PCRAM element expressly disclosed herein, but also other variable resistance memory elements including PCRAM elements having different stoichiometric compositions of the disclosed materials, and those having a different number of layered components from that of the disclosed embodiment. Accordingly, the invention is not limited by the foregoing description or drawings, but is only limited by the scope of the appended claims.
Claims
Certificate of Correction present
The claims shown below may not include correction changes. Use the corrected PDF for authoritative text.
1. A method of refreshing a programmed programmable conductor memory cell which includes at least a programmable conductor memory element and an access device, the method comprising:
holding the access device in a non-activated state; and
applying a potential difference between the memory element and the access device to induce leakage current to flow through the programmed memory element and across the access device.
2. The method according to claim 1, wherein the access device is a transistor having a source and a drain and the leakage current is induced to flow between the source and the drain.
3. The method according to claim 2, wherein the potential difference is applied to an anode of the memory element and the leakage current is induced by setting the anode to a higher potential than the potential at the source of the access transistor.
4. The method according to claim 3, wherein the leakage current is induced by setting a difference in potential between the anode of the memory element and the source of the access device, wherein the potential difference is greater than 0V and up to approximately +0.4 V.
5. The method according to claim 4, wherein the leakage current is induced by setting a difference in potential between the anode of the memory element and the source of the access device of approximately +0.2 V.
6. The method according to claim 1, wherein the potential difference is produced by applying a voltage to an anode of the memory element.
7. The method according to claim 6, wherein the voltage is applied continuously.
8. The method according to claim 6, wherein the voltage is applied continuously to an array of memory cells, except when a read, write, or erase operation is being performed on any memory cell in the array.
9. A method of refreshing a programmed PCRAM memory cell, the method comprising leaking current through the programmed PCRAM memory cell, wherein the current is at a level which refreshes programmed cells but does not affect non-programmed cells.
10. A method of operating an array of programmable conductor memory cells, wherein each memory cell includes a variable resistance memory element and an access device and the array includes at least one row of memory cells connected along a bit line and at least one column of memory cells connected along a word line, the method comprising:
for each bit line in the array in which no read, write or erase operations are being performed, setting the bit line at a first potential; and
applying a voltage to a common anode for each memory element in the array to set the common anode to a second potential which is greater than the first potential,
wherein the access device of each memory cell is designed such that, upon application of the voltage to the common anode when the access device is not in an activated state, a leakage current is produced through the access device of each memory cell in which the respective memory element is in a programmed state.
11. The method according to claim 10, further comprising:
activating the access device of a selected memory cell in the array;
switching the voltage at the common anode to set the common anode to the first potential; and
setting the bit line to which the selected memory cell is connected to a third potential to perform a write operation to the memory element of the selected memory cell.
12. The method according to claim 10, further comprising:
activating the access device of a selected memory cell in the array;
switching the voltage at the common anode to set the common anode to the first potential; and
setting the bit line to which the selected memory cell is connected to a third potential to perform a erase operation to the memory element of the selected memory cell.
13. The method according to claim 10, further comprising:
activating the access device of a selected memory cell in the array;
switching the voltage at the common anode to set the common anode to the first potential; and
setting the bit line to which the selected memory cell is connected to a third potential to perform a read operation to the memory element of the selected memory cell.
14. A programmable conductor memory cell comprising:
a substrate;
an access transistor formed on the substrate with a source and a drain of the access transistor being formed in the substrate,
a programmable conductor memory element formed on the substrate in electrical contact with the access transistor drain;
wherein the access transistor is formed such that application of a potential difference between the memory element and the access transistor source induces a leakage current to flow through the memory element and between the source and drain of the access transistor when the memory element is in a programmed state and the access transistor is in a non-activated state.
15. The memory cell according to claim 14, wherein the access transistor has a threshold activation voltage so as to enable a leakage current in the range of about 1-100 picoamps to flow through the memory element and between the source and the drain when the memory element is in a programmed state, the access transistor is in a non-activated state, and a potential difference up to about 0.4 V is produced between the memory element and the source of the access transistor.
16. The memory cell according to claim 14, wherein
the programmable conductor memory element includes a first electrode and a second electrode;
the second electrode is in electrical contact with the access transistor drain;
the memory cell further comprises a potential source connected to the first electrode to produce the potential difference between the first electrode and the access transistor source.
17. The memory cell according to claim 16, wherein the potential source connected to the first electrode is switchable between at least two different voltage levels.
18. An array of programmable conductor memory cells, comprising:
a substrate;
a plurality of programmable conductor memory cells formed on the substrate and arranged in rows and columns, wherein each row of memory cells is connected along a respective bit line and each column of memory cells is connected along a respective word line, wherein each memory cell comprises:
an access transistor formed on the substrate with a source and a drain of the access transistor being formed in the substrate, and
a programmable conductor memory element formed on the substrate in electrical contact with the access transistor drain;
wherein the access transistor is formed such that application of a potential difference between the respective memory element and the access transistor source induces a leakage current to flow through the memory element and between the source and drain of the access transistor when the memory element is in a programmed state and the access transistor is in a non-activated state.
19. The array according to claim 18, wherein the access transistor of each memory cell has a threshold activation voltage so as to enable a leakage current in the range of about 1-100 picoamps to flow through the respective memory element and between the source and the drain of the respective access transistor when the respective memory element is in a programmed state, the respective access transistor is in a non-activated state, and a potential difference up to about 0.4 V is produced between the respective memory element and the source of the respective access transistor.
20. The array according to claim 18, further comprising
a common first electrode for each memory element in the array formed as a single cell plate, wherein each memory element further includes a respective second electrode provided in electrical contact with the access transistor drain; and
a voltage source connected to the common anode to produce the potential difference between each respective memory element and the corresponding access transistor source.
21. The array according to claim 20, wherein the voltage source connected to the common anode is switchable between at least two different voltage levels.
22. A processing system, comprising:
a processor for receiving and processing data;
at least one memory array for exchanging data with the processor; and
a memory controller for managing memory access requests from the processor to the at least one memory array,
wherein each of the at least one memory array includes:
a substrate;
a plurality of programmable conductor memory cells formed on the substrate and arranged in rows and columns, wherein each row of memory cells is connected along a respective bit line and each column of memory cells is connected along a respective word line, wherein each memory cell comprises:
an access transistor formed on the substrate with a source and a drain of the access transistor being formed in the substrate, and
a programmable conductor memory element formed on the substrate in electrical contact with the access transistor drain;
wherein the access transistor is formed such that application of a potential difference between the respective memory element and the access transistor source induces a leakage current to flow through the memory element and between the source and drain of the access transistor when the memory element is in a programmed state and the access transistor is in a non-activated state.
23. The processing system according to claim 22, wherein each array further comprises:
a common first electrode for each memory element in the array formed as a single cell plate, wherein each memory element further includes a respective second electrode provided in electrical contact with the access transistor drain; and
a voltage source connected to the common anode to produce the potential difference between each respective memory element and the corresponding access transistor source.
Patent Citations (178)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3271591(A) | 1966-09-01 | Ovshinsky | Applicant |
| US3961314(A) | 1976-06-01 | Klose et al. | Applicant |
| US3966317(A) | 1976-06-01 | Wacks et al. | Applicant |
| US3983542(A) | 1976-09-01 | Ovshinsky | Applicant |
| US3988720(A) | 1976-10-01 | Ovshinsky | Applicant |
| US4177474(A) | 1979-12-01 | Ovshinsky | Applicant |
| US4267261(A) | 1981-05-01 | Hallman et al. | Applicant |
| US4597162(A) | 1986-07-01 | Johnson et al. | Applicant |
| US4608296(A) | 1986-08-01 | Keem et al. | Applicant |
| US4637895(A) | 1987-01-01 | Ovshinsky et al. | Applicant |
| US4646266(A) | 1987-02-01 | Ovshinsky et al. | Applicant |
| US4664939(A) | 1987-05-01 | Ovshinsky | Applicant |
| US4668968(A) | 1987-05-01 | Ovshinsky et al. | Applicant |
| US4670763(A) | 1987-06-01 | Ovshinsky et al. | Applicant |
| US4673957(A) | 1987-06-01 | Ovshinsky et al. | Applicant |
| US4676679(A) | 1987-06-01 | Kondo | Applicant |
| US4696758(A) | 1987-09-01 | Ovshinsky et al. | Applicant |
| US4698234(A) | 1987-10-01 | Ovshinsky et al. | Applicant |
| US4710899(A) | 1987-12-01 | Young et al. | Applicant |
| US4728406(A) | 1988-03-01 | Banerjee et al. | Applicant |
| US4737379(A) | 1988-04-01 | Hudgens et al. | Applicant |
| US4766471(A) | 1988-08-01 | Ovshinsky et al. | Applicant |
| US4769338(A) | 1988-09-01 | Ovshinsky et al. | Applicant |
| US4775425(A) | 1988-10-01 | Guha et al. | Applicant |
| US4788594(A) | 1988-11-01 | Ovshinsky et al. | Applicant |
| US4809044(A) | 1989-02-01 | Pryor et al. | Applicant |
| US4818717(A) | 1989-04-01 | Johnson et al. | Applicant |
| US4843443(A) | 1989-06-01 | Ovshinsky et al. | Applicant |
| US4845533(A) | 1989-07-01 | Pryor et al. | Applicant |
| US4853785(A) | 1989-08-01 | Ovshinsky et al. | Applicant |
| US4891330(A) | 1990-01-01 | Guha et al. | Applicant |
| US5128099(A) | 1992-07-01 | Strand et al. | Applicant |
| US5159661(A) | 1992-10-01 | Ovshinsky et al. | Applicant |
| US5166758(A) | 1992-11-01 | Ovshinsky et al. | Applicant |
| US5175450(A) | 1992-12-01 | Chern | Examiner |
| US5177567(A) | 1993-01-01 | Klersy et al. | Applicant |
| US5296716(A) | 1994-03-01 | Ovshinsky et al. | Applicant |
| US5335219(A) | 1994-08-01 | Ovshinsky et al. | Applicant |
| US5341328(A) | 1994-08-01 | Ovshinsky et al. | Applicant |
| US5359205(A) | 1994-10-01 | Ovshinsky | Applicant |
| US5406509(A) | 1995-04-01 | Ovshinsky et al. | Applicant |
| US5414271(A) | 1995-05-01 | Ovshinsky et al. | Applicant |
| US5534711(A) | 1996-07-01 | Ovshinsky et al. | Applicant |
| US5534712(A) | 1996-07-01 | Ovshinsky et al. | Applicant |
| US5536947(A) | 1996-07-01 | Klersy et al. | Applicant |
| US5543737(A) | 1996-08-01 | Ovshinsky | Applicant |
| US5591501(A) | 1997-01-01 | Ovshinsky et al. | Applicant |
| US5596522(A) | 1997-01-01 | Ovshinsky et al. | Applicant |
| US5673219(A) | 1997-09-01 | Hashimoto | Examiner |
| US5687112(A) | 1997-11-01 | Ovshinsky | Applicant |
| US5694054(A) | 1997-12-01 | Ovshinsky et al. | Applicant |
| US5714768(A) | 1998-02-01 | Ovshinsky et al. | Applicant |
| US5822264(A) | 1998-10-01 | Tomishima et al. | Examiner |
| US5825046(A) | 1998-10-01 | Czubatyj et al. | Applicant |
| US5912839(A) | 1999-06-01 | Ovshinsky et al. | Applicant |
| US5933365(A) | 1999-08-01 | Klersy et al. | Applicant |
| US6011757(A) | 2000-01-01 | Ovshinsky | Applicant |
| US6038187(A) | 2000-03-01 | El Hajji | Examiner |
| US6087674(A) | 2000-07-01 | Ovshinsky et al. | Applicant |
| US6141241(A) | 2000-10-01 | Ovshinsky et al. | Applicant |
| USRE37259(E) | 2001-07-01 | Ovshinsky | Applicant |
| US6329606(B1) | 2001-12-01 | Freyman et al. | Applicant |
| US6339544(B1) | 2002-01-01 | Chiang et al. | Applicant |
| US6348365(B1) | 2002-02-01 | Moore et al. | Applicant |
| US6350679(B1) | 2002-02-01 | McDaniel et al. | Applicant |
| US6366515(B2) | 2002-04-01 | Hidaka | Examiner |
| US6376284(B1) | 2002-04-01 | Gonzalez et al. | Applicant |
| US6388324(B2) | 2002-05-01 | Kozicki et al. | Applicant |
| US6388934(B1) | 2002-05-01 | Tobita | Examiner |
| US6391688(B1) | 2002-05-01 | Gonzalez et al. | Applicant |
| US6404665(B1) | 2002-06-01 | Lowrey et al. | Applicant |
| US6414376(B1) | 2002-07-01 | Thakur et al. | Applicant |
| US6418049(B1) | 2002-07-01 | Kozicki et al. | Applicant |
| US6420725(B1) | 2002-07-01 | Harshfield | Applicant |
| US6423628(B1) | 2002-07-01 | Li et al. | Applicant |
| US6426671(B1) | 2002-07-01 | Kono | Examiner |
| US6429064(B1) | 2002-08-01 | Wicker | Applicant |
| US6437383(B1) | 2002-08-01 | Xu | Applicant |
| US6440837(B1) | 2002-08-01 | Harshfield | Applicant |
| US6462984(B1) | 2002-10-01 | Xu et al. | Applicant |
| US6469364(B1) | 2002-10-01 | Kozicki | Applicant |
| US6473332(B1) | 2002-10-01 | Ignatiev et al. | Applicant |
| US6480438(B1) | 2002-11-01 | Park | Applicant |
| US6487106(B1) | 2002-11-01 | Kozicki | Applicant |
| US6487113(B1) | 2002-11-01 | Park et al. | Applicant |
| US6501111(B1) | 2002-12-01 | Lowrey | Applicant |
| US6507061(B1) | 2003-01-01 | Klersy et al. | Applicant |
| US6511862(B2) | 2003-01-01 | Hudgens et al. | Applicant |
| US6512241(B1) | 2003-01-01 | Lai | Applicant |
| US6514805(B2) | 2003-02-01 | Xu et al. | Applicant |
| US6531373(B2) | 2003-03-01 | Gill et al. | Applicant |
| US6534781(B2) | 2003-03-01 | Dennison | Applicant |
| US6545287(B2) | 2003-04-01 | Chiang | Applicant |
| US6545907(B1) | 2003-04-01 | Lowrey et al. | Applicant |
| US6555860(B2) | 2003-04-01 | Lowrey et al. | Applicant |
| US6563164(B2) | 2003-05-01 | Lowrey et al. | Applicant |
| US6566700(B2) | 2003-05-01 | Xu | Applicant |
| US6567293(B1) | 2003-05-01 | Lowrey et al. | Applicant |
| US6569705(B2) | 2003-05-01 | Chiang et al. | Applicant |
| US6570784(B2) | 2003-05-01 | Lowrey | Applicant |
| US6576921(B2) | 2003-06-01 | Lowrey | Applicant |
| US6586761(B2) | 2003-07-01 | Lowrey | Applicant |
| US6589714(B2) | 2003-07-01 | Maimon et al. | Applicant |
| US6590807(B2) | 2003-07-01 | Lowrey | Applicant |
| US6593176(B2) | 2003-07-01 | Dennison | Applicant |
| US6597009(B2) | 2003-07-01 | Wicker | Applicant |
| US6605527(B2) | 2003-08-01 | Dennison et al. | Applicant |
| US6613604(B2) | 2003-09-01 | Maimon et al. | Applicant |
| US6621095(B2) | 2003-09-01 | Chiang et al. | Applicant |
| US6625054(B2) | 2003-09-01 | Lowrey et al. | Applicant |
| US6642102(B2) | 2003-11-01 | Xu | Applicant |
| US6646297(B2) | 2003-11-01 | Dennison | Applicant |
| US6649928(B2) | 2003-11-01 | Dennison | Applicant |
| US6667900(B2) | 2003-12-01 | Lowrey et al. | Applicant |
| US6671710(B2) | 2003-12-01 | Ovshinsky et al. | Applicant |
| US6673648(B2) | 2004-01-01 | Lowrey | Applicant |
| US6673700(B2) | 2004-01-01 | Dennison et al. | Applicant |
| US6674115(B2) | 2004-01-01 | Hudgens et al. | Applicant |
| US6687153(B2) | 2004-02-01 | Lowrey | Applicant |
| US6687427(B2) | 2004-02-01 | Ramalingam et al. | Applicant |
| US6690026(B2) | 2004-02-01 | Peterson | Applicant |
| US6696355(B2) | 2004-02-01 | Dennison | Applicant |
| US6707712(B2) | 2004-03-01 | Lowery | Applicant |
| US6714954(B2) | 2004-03-01 | Ovshinsky et al. | Applicant |
| US2002/0000666(A1) | 2002-01-01 | Kozicki et al. | Applicant |
| US2002/0024380(A1) | 2002-02-01 | Kono | Examiner |
| US2002/0072188(A1) | 2002-06-01 | Gilton | Applicant |
| US2002/0106849(A1) | 2002-08-01 | Moore | Applicant |
| US2002/0123169(A1) | 2002-09-01 | Moore et al. | Applicant |
| US2002/0123170(A1) | 2002-09-01 | Moore et al. | Applicant |
| US2002/0123248(A1) | 2002-09-01 | Moore et al. | Applicant |
| US2002/0127886(A1) | 2002-09-01 | Moore et al. | Applicant |
| US2002/0132417(A1) | 2002-09-01 | Li | Applicant |
| US2002/0160551(A1) | 2002-10-01 | Harshfield | Applicant |
| US2002/0163828(A1) | 2002-11-01 | Krieger et al. | Applicant |
| US2002/0168820(A1) | 2002-11-01 | Kozicki | Applicant |
| US2002/0168852(A1) | 2002-11-01 | Harshfield et al. | Applicant |
| US2002/0190289(A1) | 2002-12-01 | Harshfield et al. | Applicant |
| US2002/0190350(A1) | 2002-12-01 | Kozicki et al. | Applicant |
| US2003/0001229(A1) | 2003-01-01 | Moore et al. | Applicant |
| US2003/0027416(A1) | 2003-02-01 | Moore | Applicant |
| US2003/0032254(A1) | 2003-02-01 | Gilton | Applicant |
| US2003/0035314(A1) | 2003-02-01 | Kozicki | Applicant |
| US2003/0035315(A1) | 2003-02-01 | Kozicki | Applicant |
| US2003/0038301(A1) | 2003-02-01 | Moore | Applicant |
| US2003/0043631(A1) | 2003-03-01 | Gilton et al. | Applicant |
| US2003/0045049(A1) | 2003-03-01 | Campbell et al. | Applicant |
| US2003/0045054(A1) | 2003-03-01 | Campbell et al. | Applicant |
| US2003/0047765(A1) | 2003-03-01 | Campbell | Applicant |
| US2003/0047772(A1) | 2003-03-01 | Li | Applicant |
| US2003/0047773(A1) | 2003-03-01 | Li | Applicant |
| US2003/0048519(A1) | 2003-03-01 | Kozicki | Applicant |
| US2003/0048744(A1) | 2003-03-01 | Ovshinsky et al. | Applicant |
| US2003/0049912(A1) | 2003-03-01 | Campbell et al. | Applicant |
| US2003/0068861(A1) | 2003-04-01 | Li | Applicant |
| US2003/0068862(A1) | 2003-04-01 | Li | Applicant |
| US2003/0095426(A1) | 2003-05-01 | Hush et al. | Applicant |
| US2003/0096497(A1) | 2003-05-01 | Moore et al. | Applicant |
| US2003/0107105(A1) | 2003-06-01 | Kozicki | Applicant |
| US2003/0117831(A1) | 2003-06-01 | Hush | Applicant |
| US2003/0128612(A1) | 2003-07-01 | Moore et al. | Applicant |
| US2003/0137869(A1) | 2003-07-01 | Kozicki | Applicant |
| US2003/0143782(A1) | 2003-07-01 | Gilton et al. | Applicant |
| US2003/0155589(A1) | 2003-08-01 | Campbell et al. | Applicant |
| US2003/0155606(A1) | 2003-08-01 | Campbell et al. | Applicant |
| US2003/0156447(A1) | 2003-08-01 | Kozicki | Applicant |
| US2003/0156463(A1) | 2003-08-01 | Casper et al. | Applicant |
| US2003/0209728(A1) | 2003-11-01 | Kozicki et al. | Applicant |
| US2003/0209971(A1) | 2003-11-01 | Kozicki et al. | Applicant |
| US2003/0210564(A1) | 2003-11-01 | Kozicki et al. | Applicant |
| US2003/0212724(A1) | 2003-11-01 | Ovshinsky et al. | Applicant |
| US2003/0212725(A1) | 2003-11-01 | Ovshinsky et al. | Applicant |
| US2004/0035401(A1) | 2004-02-01 | Ramachandran et al. | Applicant |
| JP56126916 | 1998-10-01 | Applicant | |
| WO97/48032 | 1997-12-01 | Applicant | |
| WO99/28914 | 1999-06-01 | Applicant | |
| WO/48196 | 2000-08-01 | Applicant | |
| WO2/21542 | 2002-03-01 | Applicant |
Non-Patent Literature (177)
- Abdel-All, A.; Elshafie,A.; Elhawary, M.M., DC electric-field effect in bulk and thin-film Ge5As38Te57 chalcogenide glass, Vacuum 59 (2000) 845-853.Applicant
- Adler, D.; Moss, S.C., Amorphous memories and bistable switches, J. Vac. Sci. Technol. 9 (1972) 1182-1189.Applicant
- Adler, D.; Henisch, H.K.; Mott, S.N., The mechanism of threshold switching in amorphous alloys, Rev. Mod. Phys. 50 (1978) 209-220.Applicant
- Afifi, M.A.; Labib, H.H.; El-Fazary, M.H.; Fadel, M., Electrical and thermal properties of chalcogenide glass system Se75Ge25-xSbx, Appl. Phys. A 55 (1992) 167-169.Applicant
- Afifi,M.A.; Labib, H.H.; Fouad, S.S.; El-Shazly, A.A., Electrical & thermal conductivity of the amorphous semiconductor GexSe1-x, Egypt, J. Phys. 17 (1986) 335-342.Applicant
- Alekperova, Sh.M.; Gadzhieva, G.S., Current-Voltage characteristics of Ag2Se single crystal near the phase transition, Inorganic Materials 23 (1987) 137-139.Applicant
- Aleksiejunas, A.; Cesnys, A., Switching phenomenon and memory effect in thin-film heterojunction of polycrystalline selenium-silver selenide, Phys. Stat. Sol. (a) 19 (1973) K169-K171.Applicant
- Angell, C.A., Mobile ions in amorphous solids, Annu. Rev. Phys. Chem. 43 (1992) 693-717.Applicant
- Aniya, M., Average electronegativity, medium-range-order, and ionic conductivity in superionic glasses, Solid state Ionics 136-137 (2000) 1085-1089.Applicant
- Asahara, Y.; Izumitani, T., Voltage controlled switching in Cu-As-Se compositions, J. Non-Cryst. Solids 11 (1972) 97-104.Applicant
- Asokan, S.; Prasad, M.V.N.; Parthasarathy, G.; Gopal, E.S.R., Mechanical and chemical thresholds in IV-VI chalcogenide glasses, Phys. Rev. Lett. 62 (1989) 808-810.Applicant
- Axon Technologies Corporation, Technology Description: Programmable Metallization Cell(PMC), pp. 1-6 (Pre-May 2000).Applicant
- Baranovskii, S.D.; Cordes, H., On the conduction mechanism in ionic glasses, J. Chem. Phys. 111 (1999) 7546-7557.Applicant
- Belin, R.; Taillades, G.; Pradel, A.; Ribes, M., Ion dynamics in superionic chalcogenide glasses: complete conductivity spectra, Solid state Ionics 136-137 (2000) 1025-1029.Applicant
- Belin, R.; Zerouale, A.; Pradel, A.; Ribes, M., Ion dynamics in the argyrodite compound Ag7GeSe5l: non-Arrhenius behavior and complete conductivity spectra, Solid State Ionics 143 (2001) 445-455.Applicant
- Benmore, C.J.; Salmon, P.S., Structure of fast ion conducting and semiconducting glassy chalcogenide alloys, Phys. Rev. Lett. 73 (1994) 264-267.Applicant
- Bernede, J.C., Influence du metal des electrodes sur les caracteristiques courant-tension des structures M-Ag2Se-M, Thin solid films 70 (1980) L1-L4.Applicant
- Bernede, J.C., Polarized memory switching in MIS thin films, Thin Solid Films 81 (1981) 155-160.Applicant
- Bernede, J.C., Switching and silver movements in Ag2Se thin films, Phys. Stat. Sol. (a) 57 (1980) K101-K104.Applicant
- Bernede, J.C.; Abachi, T., Differential negative resistance in metal/insulator/metal structures with an upper bilayer electrode, Thin solid films 131 (1985) L61-L64.Applicant
- Bernede, J.C.; Conan, A.; Fousenan't, E.; El Bouchairi, B.; Goureaux, G., Polarized memory switching effects in Ag2Se/Se/M thin film sandwiches, Thin solid films 97 (1982) 165-171.Applicant
- Bernede, J.C.; Khelil, A.; Kettaf, M.; Conan, A., Transition from S- to N-type differential negative resistance in Al-Al203-Ag2-xSe1+x thin film structures, Phys. Stat. Sol. (a) 74 (1982) 271-224.Applicant
- Bondarev, V.N.; Pikhitsa, P.V., A dendrite model of current instability in RgAg415, Solid State Ionics 70/71 (1994) 72-76.Applicant
- Boolchand, P., The maximum in glass transition temperature (Tg) near x=1/3 in GexSe1-x Glasses, Asian Journal of Physics (2000) 9, 709-72.Applicant
- Boolchand, P.; Bresser, W.J., Mobile silver ions and glass formation in solid electrolytes, Nature 410 (2001) 1070-1073.Applicant
- Boolchand, P.; Georgiev, D.G.; Goodman, B., Discovery of the Intermediate Phase in Chalcogenide Glasses, J. Optoelectronics and Advanced Materials, 3 (2001), 703.Applicant
- Boolchand, P.; Selvanathan, D.; Wang, Y.; Georgiev, D.G.; Bresser, W.J., Onset of rigidity in steps in chalcogenide glasses, Properties and Applications of Amorphous Materials, M.F. Thorpe and Tichy, L. (eds.) Kluwer Academic Publishers, the Netherlands, 2001, pp. 97-132.Applicant
- Boolchand, P.; Enzweiler, R.N.; Tenhover, M., Structural ordering of evaporated amorphous chalcogenide alloy films: role of thermal annealing, Diffusion and Defect Data vol. 53-54 (1987) 415-420.Applicant
- Boolchand, P.; Grothaus, J.; Bresser, W.J.; Suranyi, P., Structural origin of broken chemical order in a GeSe2 glass, Phys. Rev. B 25 (1982) 2975-2978.Applicant
- Boolchand, P.; Grothaus, J.; Phillips, J.C., Broken chemical order and phase separation in GexSe1-x glasses, Solid state comm. 45 (1983) 183-185.Applicant
- Boolchand, P., Bresser, W.J., Compositional trends in glass transition temperature (Tg), network connectivity and nanoscale chemical phase separation in chalcogenides, Dept. of ECECS, Univ. Cincinnati (Oct. 28, 1999) 45221-0030.Applicant
- Boolchand, P.; Grothaus, J, Molecular Structure of Melt-Quenched GeSe2 and GeS2 glasses compared, Proc. Int. Conf. Phys. Semicond. (Eds. Chadi and Harrison) 17th (1985) 833-36.Applicant
- Bresser, W.; Boolchand, P.; Suranyi, P., Rigidity percolation and molecular clustering in network glasses, Phys. Rev. Lett. 56 (1986) 2493-2496.Applicant
- Bresser, W.J.; Boolchand, P.; Suranyi, P.; de Neufville, J.P, Intrinsically broken chalcogen chemical order in stoichiometric glasses, Journal de Physique 42 (1981) C4-193-C4-196.Applicant
- Bresser, W.J.; Boolchand, P.; Suranyi, P.; Hernandez, J.G., Molecular phase separation and cluster size in GeSe2 glass, Hyperfine Interactions 27 (1986) 389-392.Applicant
- Cahen, D.; Gilet, J.-M.; Schmitz, C.; Chernyak, L.; Gartsman, K.; Jakubowicz, A., Room-Temperature, electric field induced creation of stable devices in CulnSe2 Crystals, Science 258 (1992) 271-274.Applicant
- Chatterjee, R.; Asokan, S.; Titus, S.S.K., Current-controlled negative-resistance behavior and memory switching in bulk As-Te-Se glasses, J. Phys. D: Appl. Phys. 27 (1994) 2624-2672.Applicant
- Chen, C.H.; Tai, K.L. , Whisker growth induced by Ag photodoping in glassy GexSe1-x films, Appl. Phys. Lett. 37 (1980) 1075-1077.Applicant
- Chen, G.; Cheng, J., Role of nitrogen in the crystallization of silicon nitride-doped chalcogenide glasses, J. Am. Ceram. Soc. 82 (1999) 2934-2936.Applicant
- Chen, G.; Cheng, J.; Chen, W., Effect of Si3N4 on chemical durability of chalcogenide glass, J. Non-Cryst. Solids 220 (1997) 249-253.Applicant
- Cohen, M.H.; Neale, R.G.; Paskin, A., A model for an amorphous semiconductor memory device, J. Non-Cryst. Solids 8-10 (1972) 885-891.Applicant
- Croitoru, N.; Lazarescu, M.; Popescu, C.; Telnic, M.; and Vescan, L., Ohmic and non-ohmic conduction in some amorphous semiconductors, J. Non-Cryst. Solids 8-10 (1972) 781-786.Applicant
- Dalven, R.; Gill, R., Electrical properties of beta-Ag2Te and beta-Ag2Se from 4.2 to 300K, J. Appl. Phys. 38 (1967) 753-756.Applicant
- Davis, E.A., Semiconductors without form, Search 1 (1970) 152-155.Applicant
- Dearnaley, G.; Stoneham, A.M.; Morgan, D.V., Electrical phenomena in amorphous oxide films, Rep. Prog. Phys. 33 (1970) 1129-1191.Applicant
- Dejus, R.J.; Susman, S.; Volin, K.J.; Montague, D.G.; Price, D.L., Structure of Vitreous Ag-Ge-Se, J. Non-Cryst. Solids 143 (1992) 162-180.Applicant
- den Boer, W., Threshold switching in hydrogenated amorphous silicon, Appl. Phys. Lett. 40 (1982) 812-813.Applicant
- Drusedau, T.P.; Panckow, A.N.; Klabunde, F., The hydrogenated amorphous silicon/nanodisperse metal (SIMAL) system-Films of unique electronic properties, J. Non-Cryst. Solids 198-200 (1996) 829-832.Applicant
- El Bouchairi, B.; Bernede, J.C.; Burgaud, P., Propeties of Ag2-xSe1+x/n-Si diodes, Thin Solid Films 110 (1983) 107-113.Applicant
- El Gharras, Z.; Bourahla, A.; Vautier, C., Role of Photoinduced defects in amorphous GexSe1-x photoconductivity, J. Non-Cryst. Solids 155 (1993) 171-179.Applicant
- El Ghrandi, R.; Calas, J.; Galibert, G.; Averous, M., Silver photodissolution in amorphous chalcogenide thin films, Thin Solid Films 218 (1992)259-273.Applicant
- El Ghrandi, R.; Calas, J.; Galibert, G., Ag dissolution kinetics in amorphous GeSe5.5 thin films from “in-situ” resistance measurements vs time, Phys. Stat. Sol. (a) 123 (1991) 451-460.Applicant
- El-kady, Y.L., The threshold switching in semiconducting glass Ge21Se17Te62, Indian J. Phys. 70a (1996) 507-516.Applicant
- Elliott, S.R., A unified mechanism for metal photodissolution in amorphous chalcogenide materials, J. Non-Cryst. Solids 130 (1991) 85-97.Applicant
- Elliott, S.R., Photodissolution of metals in chalcogenide glasses: A Unified mechanism, J. Non-Cryst. Solids 137-138 (1991) 1031-1034.Applicant
- Elsamanoudy, M.M.; Hegab, N.A.; Fadel, M., Conduction mechanism in the pre-switching state of thin films containing Te As Ge Si, Vacuum 46 (1995) 701-707.Applicant
- El-Zahed, H.; El-Korashy, A., Influence of composition on the electrical and optical properties of Ge20BixSe80-x films, Thin Solid Films 376 (2000) 236-240.Applicant
- Fadel, M., Switching phenomenon in evaporated Se-Ge-As thin films of amorphous chalcogenide glass, Vacuum 44 (1993) 851-855.Applicant
- Fadel, M.; El-Shari, H.T., Electrical, thermal and optical properties of Se75Ge7Sb18, Vacuum 43 (1992) 253-257.Applicant
- Feng, X. ;Bresser, W.J.; Boolchand, P., Directed evidence for stiffness threshold in Chalcogenide glasses, Phys. Rev. Lett. 78 (1997) 4422-4425.Applicant
- Feng, X.; Bresser, W.J.; Zhang, M.; Goodman, B.; Boolchand, P., Role of network connectivity on the elastic, plastic and thermal behavior of covalent glasses, J. Non-Cryst. Solids 222 (1997) 137-143.Applicant
- Fischer-Colbrie, A.; Bienenstock, A.; Fuoss, P.H.; Marcus, M.A., Structure and bonding in photodiffused amorphous Ag-GeSe2 thin films, Phys. Rev. B 38 (1988) 12388-12403.Applicant
- Fleury, G.; Hamou, A.; Viger, C.; Vautier, C., Conductivity and crystallization of amorphous selenium, Phys. Stat. Sol. (a) 64 (1981) 311-316.Applicant
- Fritzsche, H, Optical and electrical energy gaps in amorphous semiconductors, J. Non-Cryst. Solids 6 (1971) 49-71.Applicant
- Fritzsche, H., Electronic phenomena in amorphous semiconductors, Annual Review of Materials Science 2 (1972) 697-744.Applicant
- Gates, B.; Wu, Y.; Yin, Y.; Yang, P.; Xia, Y., Single-crystalline nanowires of Ag2Se can be synthesized by templating against nanowires of trigonal Se, J. Am. Chem. Soc. (2001) curently ASAP.Applicant
- Gosain, D.P.; Nakamura, M.; Shimizu, T.; Suzuki, M.; Okano, S., Nonvolatile memory based on reversible phase transition phenomena in telluride glasses, Jap. J. Appl. Phys 28 (1989) 1013-1018.Applicant
- Guin, J.-P.; Rouxel, T.; Keryvin, V.; Sangleboeuf, J.-C.; Serre, I.; Lucas, J., Indentation creep of Ge-Se chalcogenide glasses below Tg: elastic recovery and non-Newtonian flow, J. Non Cryst. Solids 298 (2002) 260-269.Applicant
- Guin, J.-P.; Rouxel, T.; Sangleboeuf, J.-C; Melscoet, I.; Lucas, J., Hardness, toughness and scratchability of germanium-selenium chalcogenide glasses, J. Am. Ceram. Soc. 85 (2002) 1545-52.Applicant
- Gupta, Y.P., On electrical switching and memory effects in amorphous chalcogenides, J. Non-Cryst. Sol. 3 (1970) 148-154.Applicant
- Haberland, D.R.; Stiegler, H., New experiments on the charge-controlled switching effect in amorphous semiconductors, J. Non-Cryst. Solids 8-10 (1972) 408-414.Applicant
- Haifz, M.M.; Ibrahim, M.M.; Dongol, M.; Hammad, F.H., Effect of composition on the strucure and electrical properties of As-Se-Cu glasses, J. Apply. Phys. 54 (1983) 1950-1954.Applicant
- Hajto, J.; Rose, M.J.; Osborne, I.S.; Snell, A.J.; Le Comber, P.G.; Owen A.E. Quantization effects in metal/a-Si:H/metal devices, Int. J. Electronics 73 (1992) 911-913.Applicant
- Hajto, J.; Hu, J.; Snell, A.J.; Turvey, K.; Rose, M., DC and AC measurements on metal/a-Si:H/metal room temperature quantised resistance devices, J. Non-Cryst. Solids 266-269 (2000) 1058-1061.Applicant
- Hajto, J.; McAuley, B.; Snell, A.J.; Owen, A.E., Theory of room temperature quantized resistance effects in metal-a-Si:H-metal thin film structures, J. Non-Cryst. Solids 198-200 (1996) 825-828.Applicant
- Hajto, J.; Owen, A.E.; Snell, A.J.; Le Comber, P.G.; Rose, M.J., Analogue memory and ballistic electron effects in metal-amorphous silicon structures, Phil. Mag. B 63 (1991) 349-369.Applicant
- Hayashi, T.; Ono, Y.; Fukaya, M.; Kan, H., Polarized memory switching in amorphous Se film, Japan. J. Appl. Phys 13 (1974) 1163-1164.Applicant
- Hegab, N.A.; Fadel, M.; Sedeek, K., Memory switching phenomena in thin films of chalcogenide semiconductors, Vacuum 45 (1994) 459-462.Applicant
- Helbert et al., Intralevel hybrid resist process with submicron capability, SPIE vol. 333 Submicron Lithography, pp. 24-29 (1982).Applicant
- Hilt, Dissertation: Materials Characterization of Silver Chalcogenide Programmable Metallization Cells, Arizona State University, pp. Title page-114 (UMI Company, May 1999).Applicant
- Hirose et al., High Speed Memory Behavior and Reliability of an Amorphous As2S3 Film Doped Ag, Phys. Stat. Sol. (a) 61, pp. 87-90 (1980).Applicant
- Hirose, Y.; Hirose, H., Polarity-dependent memory switching and behavior of Ag dendrite in Ag-photodoped amorphous As2S3 films, J. Appl. Phys. 47 (1976) 2767-2772.Applicant
- Holmquist et al., Reaction and Diffusion in Silver-Arsenic Chalcogenide Glass Systems, 62 J. Amer. Ceram. Soc., No. 3-4, pp. 183-188 (Mar.-Apr. 1979).Applicant
- Hong, K.S.; Speyer, R.F., Switching behavior in II-IV-V2 amorphous semiconductor systems, J. Non-Cryst. Solids 116 (1990) 191-200.Applicant
- Hosokawa, S., Atomic and electronic structures of glassy GexSe1-x around the stiffness threshold composition, J. Optoelectronics and Advanced Materials 3 (2001) 199-214.Applicant
- Hu, J.; Snell, A.J.; Hajto, J.; Owen, A.E., Constant current forming in Cr/p+a-/Si:H/V thin film devices, J. Non-Cryst. Solids 227-230 (1998) 1187-1191.Applicant
- Hu, J.; Hajto, J.; Snell, A.J.; Owen, A.E.; Rose, M.J., Capacitance anomaly near the metal-non-metal transition in Cr-hydrogenated amorphous Si-V thin-film devices, Phil. Mag. B. 74 (1996) 37-50.Applicant
- Hu, J.; Snell, A.J.; Hajto, J.; Owen, A.E., Current-induced instability in Cr-p+a-Si:H-V thin film devices, Phil. Mag. B 80 (2000) 29-43.Applicant
- Huggett et al., Development of silver sensitized germanium selenide photoresist by reactive sputter etching in SF6, 42 Appl. Phys. Lett, No. 7, pp. 592-594 (Apr. 1983).Applicant
- Iizima, S.; Sugi, M.; Kikuchi, M.; Tanaka, K., Electrical and thermal properties of semiconducting glasses As-Te-Ge, Solid State Comm. 8 (1970) 153-155.Applicant
- Ishikawa, R.; Kikuchi, M., Photovoltaic study on the photo-enhanced diffusion of Ag in amorphous films of Ge2S3, J. Non-Cryst. Solids 35 & 36 (1980) 1061-1066.Applicant
- Iyetomi, H.; Vashishta, P.; Kalia, R.K., Incipient phase separation in Ag/Ge/Se glasses: clustering of Ag atoms, J. Non-Cryst. Solids 262 (2000) 135-142.Applicant
- Jones, G.; Collins, R.A., Switching properties of thin selenium films under pulsed bias, Thin Solid Films 40 (1977) L15-L18.Applicant
- Joullie, A.M.; Marucchi, J., On the DC electrical conduction of amorphous As2Se7 before switching, Phys. Stat. Sol. (a) 13 (1972) K105-K109.Applicant
- Joullie, A.M.; Marucchi, J., Electrical properties of the amorphous alloy As2Se5, Mat. Res. Bull 8 (1973) 433-442.Applicant
- Kaplan, T.; Adler, D., Electrothermal switching in amorphous semiconductors. J. Non-Cryst. Solids 8-10 (1972) 538-543.Applicant
- Kawaguchi et al., Mechanism of photosurface deposition, 164-166 J. Non-Cryst. Solids, pp. 1231-1234 (1993).Applicant
- Kawaguchi, T.; Maruno, S.; Elliott, S.R., Optical, electrical, and structural properties of amorphous Ag-Ge-S and Ag-Ge-Se films and comparison of photoinduced and thermally induced phenomena of both systems, J. Appl. Phys. 79 (1996) 9096-9104.Applicant
- Kawaguchi, T.; Masui, K., Analysis of change in optical transmission spectra resulting from Ag photodoping in chalcogenide film, Japn. J. Appl. Phys. 26 (1987) 15-21.Applicant
- Kawasaki, M.; Kawamura, J.; Nakamura, Y.; Aniya, M., Ionic conductivity of Agx(GeSe3)1-x (0<=x<=0.571) glasses, Solid state Ionics 123 (1999) 259-269.Applicant
- Kluge, G.; Thomas, A.; Klabes, R.; Grotzschel, R., Silver photodiffusion in amorphous GexSe100-x, J. Non-Cryst. Solids 124 (1990) 186-193.Applicant
- Kolobov, A.V., On the origin of p-type conductivity in amorphous chalcogenides, J. Non-Cryst. Solids 198-200 (1996) 728-731.Applicant
- Kolobov, A.V., Lateral diffusion of silver in vitreous chalcogenide films, J. Non-Cryst. Solids 137-138 (1991) 1027-1030.Applicant
- Kolobov et al., Photodoping of amorphous chalcogenides by metals, Advances in Physics, 1991, vol. 40, No. 5, pp. 625-684.Applicant
- Korkinova, Ts.N.; Andreichin,R.E., Chalocogenide glass polarization and the type of contacts, J. Non-Cryst. Solids 194 (1996) 256-259.Applicant
- Kotkata, M.F.; Afif, M.A.; Labib, H.H.; Hegab, N.A.; Abdel-Aziz, M.M., Memory switching in amorphous GeSeTl chalcogenide semiconductor films, Thin Solid Films 240 (1994) 143-146.Applicant
- Kozicki et al., Silver incorporation in thin films of selenium rich Ge-Se glasses, International Congress on Glass, vol. 2, Extended Abstracts, Jul. 2001, pp. 8-9.Applicant
- Michael N. Kozicki, 1. Programmable Metallization Cell Technology Description, Feb. 18, 2000.Applicant
- Michael N. Kozicki, Axon Technologies Corp. and Arizona State University, Presentation to Micron Technology, Inc., Apr. 6, 2000.Applicant
- Kozicki et al., Applications of Programmable Resistance Changes In Metal-Doped Chalcogenides, Electrochemical Society Proceedings, vol. 99-13, 1999, pp. 298-309.Applicant
- Kozicki et al., Nanoscale effects in devices based on chalcogenide solid solutions, Superlattices and Microstructures, vol. 27, No. 516, 2000, pp. 485-488.Applicant
- Kozicki et al., Nanoscale phase separation in Ag-Ge-Se glasses, Microelectronic Engineering 63(2002) pp. 155-159.Applicant
- Lakshminarayan, K.N.; Srivastava, K.K.; Panwar, O.S.; Dumar. A., Amorphous semiconductor devices: memory and switching mechanism, J. Instn Electronics & Telecom. Engrs 27 (1981) 16-19.Applicant
- Lal, M.; Goyal N., Chemical bond approach to study the memory and threshold switching chalcogenide glasses, Indian Journal of pure & appl. phys. 29 (1991) 303-304.Applicant
- Leimer, F.; Stotzel, H.; Kottwitz, A., Isothermal electrical polarisation of amorphous GeSe films with blocking Al contacts influenced by Poole-Frenkel conduction, Phys. Stat. Sol. (a) 29 (1975) K129-K132.Applicant
- Leung, W.; Cheung, N.; Neureuther, A.R., Photoinduced diffusion of Ag in GexSe1-x glass, Appl. Phys. Lett., 46 (1985) 543-545.Applicant
- Matsushita, T.; Yamagami, T.; Okuda, M., Polarized memory effect observed on Se-SnO2 system, Jap. J. Appl. Phys. 11 (1972) 1657-1662.Applicant
- Matsushita, T.; Yamagami, T.; Okuda, M., Polarized memory effect observed on amorphous selenium thin films Jpn. J. Appl. Phys. 11 (1972) 606.Applicant
- Mazurier, F.; Levy, M.; Souquet, J.L, Reversible and irreversible electrical switching in TeO2-V205 based glasses, Journal de Physique IV 2 (1992) C2-185-C2-188.Applicant
- McHardy et al., The dissolution of metals in amorphous chalcogenides and the effects o electron and ultraviolet radiation, 20 J. Phys. C.: Solid State Phys., pp. 4055-4075 (1987)f.Applicant
- Messoussi, R.; Bernede, J.C.; Benhida, S.; Abachi, T.; Latef. A., Electrical characterization of M/Se structures (M=Ni,Bi), Mat. Chem. And Phys 28 (1991) 253-258.Applicant
- Mitkova, M.; Boolchand, P., Microscopic origin of the glass forming tendency in chalogenides and constraint theory, J. Non-Cryst. Solids 240 (1998) 1-21.Applicant
- Mitkova, M.; Kozicki, M.N., Silver incorporation in Ge-Se glasses used in programmable metallization cell devices, J. Non-Cryst. Solids 299-302 (2002) 1023-1027.Applicant
- Mitokova, M.; Wang, Y.; Boolchand, P., Dual chemical role of Ag as an additive in chalcogenide glasses, Phys. Rev. Lett. 83 (1999) 3848-3851.Applicant
- Miyatani, S.-y., Electronic and ionic conduction in (AgxCu1-x)2Se, J. Phys. Soc. Japan 34 (1973) 423-432.Applicant
- Miyatani, S.-y., Electrical properties of Ag2Se, J. Phys. Soc. Japan 13 (1958) 317.Applicant
- Miyatani, S.-y., Ionic conduction in beta-Ag2Te and beta-Ag2Se, Journal Phys. Soc. Japan 14 (1959) 996-1002.Applicant
- Mott, N.F., Conduction in glasses containing transition metal ions, J. Non-Cryst. Solids 1 (1968) 1-17.Applicant
- Nakayama, K.; Kitagawa, T.; Ohmura, M.; Suzuki, M., Nonvolatile memory based on phase transitions in chalcogenide thin films, Jpn. J. Appl. Phys 32 (1993) 564-569.Applicant
- Nakayama, K.; Kojima, K.; Hayakawa, F.; Imai, Y.; Kitagawa, A.; Suzuki, M., Submicron nonvolatile memory cell based on reversible phase transition in chalcogenide glasses, Jpn. J. Appl. Phys. 39 (2000) 6157-6161.Applicant
- Nang, T.T.; Okuda, M.; Matsushita, T.; Yokota, S.; Suzuki, A., Electrical and optical parameters of GexSe1-x amorphous thin films, Jap. J. App. Phys 15 (1976) 849-853.Applicant
- Narayanan, R.A.; Asokan, S.; Kumar, A., Evidence concerning the effect of topology on electrical switching in chalcogenide network glasses, Phys. Rev. B54 (1996) 4413-4415.Applicant
- Neale, R.G.; Aseltine, J.A., The application of amorphous materials to computer memories, IEEE transactions on electron dev. Ed-20 (1973) 195-209.Applicant
- Ovshinsky S.R.; Fritzsche, H., Reversible structural transformations in amorphous semiconductors for memory and logic, Mettalurgical transactions 2 (1971) 641-645.Applicant
- Ovshinsky, S.R., Reversible electrical switching phenomena in disordered structures, Phys. Rev. Lett. 21 (1968) 1450-1453.Applicant
- Owen, A.E.; LeComber, P.G.; Sarrabayrouse, G.; Spear, W.E., New amorphous-silicon electrically programmable nonvolatile switching device, IEE Proc. 129 (1982) 51-54.Applicant
- Owen, A.E.; Firth, A.P.; Ewen, P.J.S., Photo-induced structural and physico-chemical changes in amorphous chalcogenide semiconductors, Phil. Mag. B 52 (1985) 347-362.Applicant
- Owen, A.E.; Le Comber, P.G.; Hajto, J.; Rose, M.J.; Snell, A.J., Switching in amorphous devices, Int. J. Electronics 73 (1992) 897-906.Applicant
- Owen et al., Metal-Chalcogenide Photoresists for High Resolution Lithography and Sub-Micron Structures, Nanostructure Physics and Fabrication, pp. 447-451 (M. Reed ed. 1989).Applicant
- Pearson, A.D.; Miller, C.E., Filamentary conduction in semiconducting glass diodes, App. Phys. Lett. 14 (1969) 280-282.Applicant
- Pinto, R.; Ramanathan, K.V., Electric field induced memory switching in thin films of the chalcogenide system Ge-As-Se, Appl. Phys. Lett. 19 (1971) 221-223.Applicant
- Popescu, C., The effect of local non-uniformities on thermal switching and high field behavior of structures with chalcogenide glasses, Solid-state electronics 18 (1975) 671-681.Applicant
- Popescu, C.; Croitoru, N., The contribution of the lateral thermal instability to the switching phenomenon, J. Non-Cryst. Solids 8-10 (1972) 531-537.Applicant
- Popov, A.I; Geller, I.KH.; Shemetova, V.K., Memory and threshold switching effects in amorphous selenium, Phys. Stat. Sol. (a) 44 (1977) K71-K73.Applicant
- Prakash, S.; Asokan, S.; Ghare, D.B., Easily reversible memory switching in Ge-As-Te glasses, J. Phys. D: Appl. Phys 29 (1996) 2004-2008.Applicant
- Rahman, S.; Silvarama Sastry, G., Electronic switching in Ge-Bi-Se-Te glasses, Mat. Sci. and Eng. B12 (1992) 219-222.Applicant
- Ramesh, K.; Asokan. S.; Sangunni, K.S.; Gopal, E.S.R., Electrical Switching in germanium telluride glasses doped with Cu and Ag, Appl. Phys. A 69 (1999) 421-425.Applicant
- Rose,M.J.;Hajto,J.;Lecomber,P.G.;Gage,S.M.;Choi,W.K.;Snell,A.J.;Owen, A.E., Amorphous silicon analogue memory devices, J. Non-Cryst. Solids 115 (1989) 168-170.Applicant
- Rose, M.J.;Snell,A.J.;Lecomber,P.G.;Hajto,J.;Fitzgerald,A.G.;Owen,A.E., Aspects of non-volatility in a-Si:H memory devices, Mat. Res. Soc. Symp. Proc. V 258, 1992, 1075-1080.Applicant
- Schuocker, D.; Rieder, G., On the reliability of amorphous chalcogenide switching devices, J. Non-Cryst. Solids 29 (1978) 397-407.Applicant
- Sharma, A.K.; Singh. B., Electrical conductivity measurements of evaporated selenium films in vacuum, Proc. Indian Natn. Sci. Acad. 46, A, (1980) 362-368.Applicant
- Sharma, P., Structural, electrical and optical properties of silver selenide films, Ind. J. Of pure and applied phys. 35 (1997) 424-427.Applicant
- Shimizu et al., The Photo-Erasable Memory Switching Effect of Ag Photo-Doped Chalcogenide Glasses, 46 B. Chem Soc. Japan, No. 12, pp. 3663-3365 (1973).Applicant
- Snell, A.J.; Lecomber, P.G.; Hajto, J.; Rose, M.J.; Owen, A.E.; Osborne, I.L., Analogue memory effects in metal/a-Si:H/metal memory devices, J. Non-Cryst. Solids 137-138 (1991) 1257-1262.Applicant
- Snell, A.J.; Hajto, J.;Rose, M.J.; Osborne, L.S.; Holmes, A.; Owen, A.E.; Gibson, R.A.G., Analogue memory effects in metal/a-Si:H/metal thin film structures, Mat. Res. Soc. Symp. Proc. V 297, 1993, 1017-1021.Applicant
- Steventon, A.G., Microfilaments in amorphous chalcogenide memory devices, J. Phys. D: Appl. Phys 8 (1975) L120-L122.Applicant
- Steventon, A.G., The switching mechanism in amorphous chalcogenide memory devices, J. Non-Cryst. Solids 21 (1976) 319-329.Applicant
- Stocker, H.J., Bulk and thin film switching and memory effects in semiconducting chalcogenide glasses, App. Phys. Lett. 15 (1969) 55-57.Applicant
- Tanaka, K., Ionic and mixed conductions in Ag photodoping process, Mod. Phys. Lett B 4 (1990) 1373-1377.Applicant
- Tanaka, K.; Iizima, S.; Sugi, M.; Okada, Y.; Kikuchi, M., Thermal effects on switching phenomenon in chalcogenide amorphous semiconductors, Solid State Comm. 8 (1970) 387-389.Applicant
- Thornburg, D.D., Memory switching in a Type I amorphous chalcogenide, J. Elect. Mat. 2 (1973) 3-15.Applicant
- Thornburg, D.D., Memory switching in amorphous arsenic triselenide, J. Non-Cryst. Solids 11 (1972) 113-120.Applicant
- Thornburg, D.D.; White, R.M., Electric field enhanced phase separation and memory switching in amorphous arsenic triselenide, Journal(??) (1972) 4609-4612.Applicant
- Tichy, L.; Ticha, H., Remark on the glass-forming ability in GexSe1-x and AsxSe1-x systems, J. Non-Cryst. Solids 261 (2000) 277-281.Applicant
- Titus, S.S.K.; Chatterjee, R.; Asokan, S., Electrical switching and short-range order in As-Te glasses, Phys. Rev. B 48 (1993) 14650-14652.Applicant
- Tranchant,S.;Peytavin,S.;Ribes,M.;Flank,A.M.;Dexpert,H.;Lagarde,J.P., Silver chalcogenide glasses Ag-Ge-Se: Ionic conduction and exafs structural investigation, Transport-structure relations in fast ion and mixed conductors Proceedings of the 6th Riso International symposium. Sep. 9-13, 1985.Applicant
- Tregouet, Y.; Bernede, J.C., Silver movements in Ag2Te thin films: switching and memory effects, Thin Solid Films 57 (1979) 49-54.Applicant
- Uemura, O.; Kameda, Y.; Kokai, S.; Satow, T., Thermally induced crystallization of amorphous Ge0.4Se0.6, J. Non-Cryst. Solids 117-118 (1990) 219-221.Applicant
- Uttecht, R.; Stevenson, H.; Sie, C.H.; Griener, J.D.; Raghavan, K.S., Electric field induced filament formation in As-Te-Ge glass, J. Non-Cryst. Solids 2 (1970) 358-370.Applicant
- Viger, C.; Lefrancois, G.; Fleury, G., Anomalous behaviour of amorphous selenium films, J. Non-Cryst. Solids 33 (1976) 267-272.Applicant
- Vodenicharov, C.; Parvanov,S.; Petkov, P., Electrode-limited currents in the thin-film M-GeSe-M system, Mat. Chem. And Phys. 21 (1989) 447-454.Applicant
- Wang, S.-J.; Misium, G.R.; Camp, J.C.; Chen, K.-L.; Tigelaar, H.L., High performance Metal/sillicide antifuse, IEEE electron dev. Lett. 13 (1992)471-472.Applicant
- Weirauch, D.F., Threshold switching and thermal filaments in amorphous semiconductors, App. Phys. Lett. 16 (1970) 72-73.Applicant
- West, W.C.; Sieradzki, K.; Kardynal, B.; Kozicki, M.N., Equivalent circuit modeling of the Ag|As0.24S0.36Ag0.40|Ag System prepares by photodissolution of Ag, J. Electrochem. Soc. 145 (1998) 2971-2974.Applicant
- West, W.C., Electrically erasable non-volatile memory via electrochemical deposition of multifractal aggregates, Ph.D. Dissertation, ASU 1998.Applicant
- Zhang, M.; Mancini, S.; Bresser, W.; Boolchand, P., Variation of glass transition temperature, Tg, with average coordination number, <m>, in network glasses: evidence of a threshold behavior in the slope |dTg/d<m>| at the rigidity percolation threshold (<m>=2.4), J. Non-Cryst. Solids 151 (1992) 149-154.Applicant
- Kawamoto, Yoji And Nishida, Massaru, Ionic Conduction in As2S3—Ag2S, GeS2—GeS—Ag2S and P2S5—Ag2S Glasses, Journal of Non-Crystalline Solids 20 (1976) 393-404.Applicant