US 6,954,366 B2Grant
Multifunction hybrid intelligent universal transformer
Issue Date:2005-10-11
•9 Claims
•8 Drawing Sheets
Abstract
A multifunction hybrid intelligent universal transformer includes a conventional transformer coupled with power electronics on the secondary side to enhance the functionality of power conversion. The universal transformer includes features for overcoming the deficiencies associated with conventional transformers, including voltage sag compensation, instantaneous voltage regulation, outage compensation, capacitor switching protection, harmonic compensation, single-phasing protection, DC output, and variable frequency output.
Metadata
Assignee
- Electric Power Research Institute
Inventors
- Jih-Sheng Lai
- Arshad Mansoor
- Arindam Maitra
- Frank Goodman
Application Information
Application Number:US 10/723,620
Filing Date:2003-11-25
Priority Date:2003-11-25
Art Unit:2838
Patent Drawings (8 sheets)
Description
Technical Field
[0001] The present invention relates generally to power conversion technology, and in particular to a universal transformer for enhancing the functionality of power conversion in electrical distribution systems.
Background
[0002] Transformers make up a large portion of power delivery systems throughout the world and are the backbone of electric power conversion systems. The positive attributes of conventional distribution transformers have been well documented for years and include low cost, high reliability, and high efficiency. Were it not for these highly reliable devices, the distance separating generators from consumers would have been significantly greater. Indeed, to distribute power over such distances would require many households and industries to operate their own substations, resulting in electricity being a much less practical form of energy.
[0003] Like other devices in modern electrical distribution systems, the conventional transformer has some drawbacks. The drawbacks include voltage drop under load, inability to mitigate “flicker,” sensitivity to harmonics, environmental impacts when mineral oil leaks occur, limited performance under DC-offset load unbalances, inability to convert single-phase service to three-phase for powering certain types of equipment and no energy-storage capacity. One consequence of not having energy storage capacity is that the output can be easily interrupted because of a disturbance at the input. Also, when the output load current generates harmonics and reactive power, the conventional transformer reflects them back to the input side.
[0004] Power-line disturbances, such as voltage sags and momentary interruptions, cost electric utility customers billions of dollars every year. With today's increased complexity of process automation, even if only a small segment of a process is vulnerable, power disruptions may interrupt the entire automated process. In response to this perceived market need, a broad range of distribution-class, power-conditioning devices, commonly known as “custom power” devices have been introduced in the market. These custom power devices include reactive power and harmonic compensation devices, such as the Adaptive Var Compensator (AVC) and voltage sag and momentary interruption protection devices, such as a Dynamic Voltage Restorer (DVR). Unfortunately, the customer response to these new lines of products has not been receptive, mainly because of their cost.
Summary
[0005] A multifunction hybrid intelligent universal transformer includes a conventional transformer coupled with power electronics on the secondary side to enhance the functionality of power conversion.
[0006] In some embodiments of the present invention, a power conversion device comprises a transformer having a primary input winding and multiple secondary output windings. A switched inverter circuit is coupled to the secondary output windings and configurable to couple a first output winding with a parallel path inverter and configurable to couple a second output winding with a series path inverter.
[0007] In some embodiments, an energy storage device (e.g., ultra-capacitor, battery) can be coupled to the parallel path inverter for mitigating voltage disturbances.
[0008] In some embodiments, an active or diode-bridge AC/DC converter block (e.g., full-bridge rectifier) can be coupled to the parallel path inverter for converting Alternating Current (AC) waveforms into Direct Current (DC) waveforms to maintain clean input current with unity power factor.
[0009] In some embodiments, a filter can be coupled to the output of the switched inverter for smoothing output waveforms.
[0010] A significant advantage of the present invention is the combining of a conventional distribution transformer with the functionalities of one or more custom power devices into a single, tightly integrated, electrical customer interface, rather than the costly conventional solution of adding separate custom power devices to the power distribution system.
Brief Description of the Drawings
[0011] FIG. 1 is a circuit diagram of a three-phase universal transformer, in accordance with some embodiments of the present invention.
[0012] FIG. 2 is a circuit diagram of an active AC/DC converter block, in accordance with some embodiments of the present invention.
[0013] FIG. 3 is a graph illustrating harmonic compensation, in accordance with some embodiments of the present invention.
[0014] FIG. 4 is a graph illustrating voltage sag compensation, instantaneous voltage regulation and outage compensation, in accordance with some embodiments of the present invention.
[0015] FIG. 5 is circuit diagram of an alternative version of the universal transformer having a reduced number of switches and transformer windings, in accordance with some embodiments of the present invention.
[0016] FIG. 6 is a circuit diagram of a cascaded inverter based universal transformer, in accordance with some embodiments of the present invention.
[0017] FIG. 7 is a graph illustrating individual universal transformer input currents, in accordance with some embodiments of the present invention.
[0018] FIG. 8 is a graph illustrating an inverter output voltage, in accordance with some embodiments of the present invention.
[0019] FIG. 9 is a block diagram of a converter/inverter control system, in accordance with some embodiments of the present invention.
Detailed Description
[0020] As pressures increase on electric service providers to provide a higher quality and reliable product on demand when customers need it and at a price point that is acceptable to customers, there is desire to increase utilization of conventional transformers. One possible improvement is to integrate the functionalities of custom power devices into an existing distribution transformer. Such a “hybrid” transformer would significantly alter the way electric utilities serve their respective customers and expand the capabilities of a conventional distribution transformer from primarily a voltage transformation device to an integrated, electrical customer interface. The hybrid transformer would enable service providers to broaden their traditional service offerings, satisfy a myriad of customer requirements for power quality, and at the same time provide advanced distribution automation functionalities.
[0021] A multifunction hybrid intelligent universal transformer would ideally combine a conventional distribution transformer with the functionalities of one or more custom power devices to provide an integrated electrical customer interface. The universal transformer should include features for overcoming the deficiencies associated with conventional transformers, including voltage sag compensation, instantaneous voltage regulation, outage compensation, capacitor switching protection, harmonic compensation, single-phasing protection, DC output, and variable frequency output (e.g., 50 Hz, 60 Hz, 400 Hz, etc.).
Overview of Universal Transformer
[0022] FIG. 1 is a circuit diagram of a three-phase universal transformer 100, in accordance with some embodiments of the present invention. For each phase-leg of the universal transformer 100 there is a power conversion circuit 102-1 through 102-3. For simplification, only the power conversion circuit 102-1 (phase-leg a) will be described, since the power conversion circuits 102-2 and 102-3 (phase-legs b and c) operate in a similar manner.
[0023] The power conversion circuit 102-1 includes a conventional transformer 104 having a primary input winding 106 and secondary output windings 108-1 and 108-2, a DC bus capacitor circuit 110 and an actively switched inverter circuit 112. The switched inverter circuit 112 includes semiconductor switches 114-1 through 114-6 that can be rapidly switched (approximately at 20,000 to 40,000 Hz) to convert the DC voltage stored at the DC bus capacitor circuit 110 to an AC waveform. In some embodiments, the number of switches 114 and their rate of switching may be different from the exemplary values of the embodiment shown in FIG. 1.
[0024] The switches 114 can be configured to provide a parallel path inverter coupled to the secondary winding 108-1 or a series path inverter coupled to the secondary output winding 108-2. The switched inverter 112 can have many different inverter circuit topology options. For example, the parallel path inverter can be a half bridge-based inverter, which relies on capacitor-split sources and phase-leg switches to produce PWM (pulse width modulated) output. The DC bus capacitor 110 can be any DC voltage source (e.g., capacitor bank, battery) capable of maintaining voltage for a sufficient period of time to compensate for a disturbance or interruption.
[0025] In some embodiments, the conventional transformer 104 steps down a high voltage level (e.g., 12000 Volts) received from utility lines to a low voltage level (e.g., 120 Volts) suitable for consumer applications at a variable frequency (e.g., 50 Hz, 60 Hz, or 400 Hz). In addition to transforming voltage, the transformer 104 isolates the input voltage and current from the secondary or load side of the transformer 104. Thus, transients generated by a power factor correction capacitor switching event will not propagate to the secondary or load side of the transformer 104.
[0026] The secondary output winding 108-1 of the transformer 104 is coupled across the switched inverter 112. The secondary output winding 108-2 has a first terminal coupled to switches 114-1 and 114-4 (node a′) and a second terminal coupled to ground. The node between switches 114-2 and 114-5 (node a′″) is also coupled to circuit ground. The switches 114 can include Gate-Turn-Off (GTO) Thyristors, Integrated Gate Bipolar Transistors (IGBTs), MOS Turn-off Thyristors (MTOs), Integrated-Gate Commutated Thyristors (IGCTs), Silicon Controlled Rectifiers (SCRs) or any other semiconductor devices that have a turn-off capability.
[0027] In some embodiments, a filter circuit 116 is coupled to the output of the inverter 112 (node a″) for smoothing the output AC waveform. By adding the filter circuit 116 to the output, the AC output waveform is sinusoidal with substantially reduced ripple. In some embodiments, the filter circuit 116 includes an inductive element La coupled to a shunt capacitance Ca to form a low pass filter. In other embodiments, the inductive element La can be coupled in series with the capacitance Ca to form a low pass filter. Note that other combinations of passive and/or active devices can be coupled to the switched inverter 112 for smoothing the output waveform using well-known filter design techniques.
[0028] If the transformer 100 is used in an application or system that requires outage compensation or short-term interruption protection, an energy storage device 118 can be coupled across the inputs of the parallel path inverter to ride-through these disturbances. When the input source voltage drops for a short period of time, the energy storage device 118 compensates for the deficit and maintains constant output voltage. The total period of compensation as a function of the amount of energy storage can be adapted as desired. The energy storage device 118 can include capacitor banks, ultra-capacitors, flywheels, batteries, or any other suitable storage media (or any combination thereof). In some embodiments, the energy storage device 118 can be switched into the power conversion circuit 102-1 upon detection of a voltage sag and/or to provide outage compensation.
[0029] In some embodiments, the secondary output winding 108-1 is coupled to an AC/DC converter block 120 to obtain a DC source, and the secondary output winding 108-2 is coupled in series with switches 114-4, 114-6 and 114-2, which can be configured as a full-bridge inverter, enabling the output voltage to be actively compensated when there is an interruption at the primary side of the transformer 100. In some embodiments, depending upon the power flow direction requirement of the AC/DC converter block 120, the AC/DC converter block 120 can be a diode bridge or an active full-bridge inverter. If the AC/DC converter block 120 output is a unidirectional power flow that allows power transmission only from the primary side to the secondary side of the transformer 100, then a diode bridge can be used as a low cost alternative. If the AC/DC converter block 120 output needs to allow power flow back to the primary side of the transformer 100, then the AC/DC converter block 120 can be replaced with a full-bridge converter to avoid high harmonic contributions at the primary side of the transformer 100.
[0030] FIG. 2 is a circuit diagram of an AC/DC converter block 120, in accordance with some embodiments of the present invention. In some embodiments, the AC/DC converter block 120 is a full-bridge converter that can be used as an active rectifier block. The input to the converter block 120 is AC and the output is DC. With switching control (not shown), the input current can be controlled such that the input is a clean sinusoidal waveform and in phase with the input voltage, regardless of the type of output load (e.g., linear or nonlinear output loads). Note that each switch 114 includes an IGBT and an anti-paralleled diode. If all the IGBTs are removed, then the current becomes a diode-bridge that only allows current or power to flow in one direction (i.e., from AC input to DC output).
[0031] FIG. 3 is a graph illustrating harmonic compensation, in accordance with some embodiments of the present invention. The waveforms shown in FIG. 3 were generated by a simulation of the universal transformer 100, with the universal transformer 100 output connected to a nonlinear load and the output currents, iLa, iLb, and iLc harmonic distorted. As can be observed from in FIG. 3 , with an actively switched converter block 120 for rectification, the input current iSA becomes sinusoidal and in phase with the input source voltage, vAN. Note that FIG. 3 also shows the input line-to-line voltage, vAB, which is 30 degrees leading the input source voltage, vAN.
Operation of Universal Transformer
[0032] The operation of the universal transformer 100 can be described by examining the operation of the power conversion circuit 102-1 for various switch 114 configurations. Note that the power conversion circuits 102-2 and 102-3 (phase-legs b and c) of the transformer 100 operate in a similar manner.
[0033] In some embodiments, the switches 114-1 (Sa1), 114-3(Sa3), 114-4(Sa4) and 114-6 (Sa6) form an inverter that has an AC output in series with the transformer 104 output. The basic operation is to switch Sa1-Sa6 and Sa4-Sa3 pairs in an alternating fashion so that the inverter 112 output voltage is an alternating chopped DC voltage. The filter 116 smoothes the chopped DC voltage into a clean, sinusoidal waveform.
[0034] In some embodiments, the switches 114-2 (Sa2), 114-3 (Sa3), 114-5 (Sa5) and 114-6 (Sa6) form an inverter that can produce AC output independent from the input voltage, VAB. The basic operation is to switch the Sa3-Sa2 and Sa5-Sa6 pairs in an alternating fashion so that the inverter 112 output voltage is an alternating chopped DC voltage independent from the input voltage, VAB. The chopped DC voltage is then smoothed into a clean, sinusoidal waveform by the filter circuit 116.
[0035] The switches 114 can be controlled by an external control means using either analog or digital control signals in a manner commonly known to one of ordinary skill in the art. For example, the states of switches 114 can be controlled using Pulse-width modulation (PWM) techniques. In PWM, the width of pulses in a pulse train are modified in direct proportion to a small control voltage. By using a sinusoid of a desired frequency as the control voltage, it is possible to produce a waveform whose average voltage varies sinusoidally in a manner suitable for driving the switches 114. An embodiment of a pulse-width modulation inverter control circuit is described below with respect to FIG. 9.
[0036] Table I below shows the two basic configurations for switches 114-1 through 114-6 and the corresponding inverter output. Note that an “X” in Table I indicates that the switch is used to perform the output function.
[0037]
| TABLE I | ||||||
|---|---|---|---|---|---|---|
| Switch Configurations | ||||||
| Sa1 | Sa2 | Sa3 | Sa4 | Sa5 | Sa6 | Output Function |
| X | X | X | X | AC output in series with transformer output | ||
| X | X | X | X | AC output independent of transformer input | ||
| X | DC output | |||||
[0038] In some embodiments, the universal transformer 100 can be configured to provide single-phase protection. For example, if the input power source has a missing phase or is running under a single-phase condition, the switched inverter 112 can be configured to turn off one or more phase-legs to prevent the universal transformer 100 from operating under an abnormal source condition.
[0039] In some embodiments, the universal transformer 100 can be configured to provide DC output. For example, the switched inverter 112 can be configured to provide an interleaved three-leg DC/DC converter to provide DC output with only Sa3, Sb3 and Sc3 conducting.
[0040] FIG. 4 is a graph illustrating voltage sag compensation, instantaneous voltage regulation and outage compensation, in accordance with some embodiments of the present invention. The waveforms shown in FIG. 4 were generated from a simulation in which the first two cycles show normal operation and the third cycle shows a 75% voltage sag (shown as Van). The voltage sag may last a few cycles, but the output voltage Van can be compensated by the switching inverter 112 to maintain a full-voltage output. With the series inverter path, the universal transformer 100 is capable of supplying full voltage continuously without the need of the energy storage device 120 even if the input source voltage drops to 50% of its normal voltage.
[0041] FIG. 5 is circuit diagram of a universal transformer 500 having a reduced number of switches and transformer windings, in accordance with some embodiments of the present invention with omission of the series connecting path. The transformer 500 includes a power conversion circuit 502-1 through 502-3 for each phase-leg. Each power conversion circuit 502 includes a conventional transformer 504 having a primary winding 506 and a secondary output winding 508, a AC/DC converter block 520, an energy storage device 518, a DC bus capacitor circuit 510 and an actively switched inverter circuit 514. Each switched inverter 514 includes semiconductor switches 516-1 through 516-4, which can be controlled (e.g., using PWM control) to convert DC voltage stored at the DC bus capacitor circuit 510 to an AC waveform. A low pass filter 518 is coupled to an output of the inverter 514 (node a′). The node between switches 516-3 and 516-4 (node a″) is coupled to circuit ground.
[0042] The operation of the universal transformer 500 relies on the switched inverter 514, which produces output voltages that are independent of the source voltage. The transformer 500 performs all the functions of the transformer 100 shown in FIG. 1 , except that it does not include a series path inverter. Thus, it relies on the energy storage devices 518 for voltage sag and under-voltage compensation.
[0043] FIG. 6 is a circuit diagram of a cascaded inverter-based universal transformer 600, in accordance with some embodiments of the present invention. For simplification, FIG. 6 shows a three-phase input and only a single-phase output. In some embodiments, however, the transformer 600 is reconfigured to provide three-phase output.
[0044] The input side of the transformer 600 includes a Δ—Δ connection 606 and a Δ-Y connection 608, resulting in output waveforms that are separated by a phase angle (e.g., 30 degrees). The connection 606 is coupled in series with an AC/DC converter block 610 and a switched inverter 602. The connection 608 is coupled in series with an AC/DC converter block 612 and a switched inverter 604. The inverters 602, 604 are coupled together at nodes x and y to form a cascade inverter. In some embodiments, the AC/DC converter blocks 610 and 612 can be actively switched full-bridge rectifiers (FIG. 2). In other embodiments, the AC/DC converter blocks 610 and 612 can be simple diode bridges, as shown in FIG. 6.
[0045] The inverters 602 and 604 include semiconductor switches 614 and 616, respectively, which can be controlled to convert the DC voltage stored at a DC blocking capacitors (Cd) 620 and 622 with PWM (pulse width modulation) or any other suitable waveforms, such as a staircase type waveform. A filter circuit 618 can be coupled to the output of the inverter 602 (node z) to smooth the output waveforms.
[0046] While the individual rectifier currents idΔ and idY are harmonic distorted, the sum of the transformer currents at the input/source side (iΔΔ, iΔY) provide a significantly improved waveform that has the 5th and 7th harmonics cancelled. This type of phase-shift transformer and diode bridge connection provides “12-pulse rectification.” FIG. 7 shows the individual transformer input currents, iΔΔ and iΔY, and output currents, iΔ2 and iY2, and the sum of the two transformer input currents, iSA. The operation of cascaded inverters is further described in U.S. Pat. No. 5,642,275, which is incorporated by reference herein in its entirety.
[0047] FIG. 8 shows the inverter output voltage, van, of transformer 600 with one set of inverters switching with high-frequency PWM, and the other set of inverters switching only once per fundamental cycle. By optimizing the switching angle, the output waveform is less distorted and the filter size can be reduced. Other variations of the transformer 600 are also possible, such as adding more levels of cascaded inverters.
[0048] FIG. 9 is a block diagram of a converter/inverter control system 900 for controlling a converter or inverter 902, in accordance with some embodiments of the present invention. The feedback control system 900 includes a processor 906 (e.g., microcomputer, digital signal processor), a scaling factor circuit 908, a set of gate drivers 910 and a command interface 912. The processor further includes a pulse width modulator 914, a controller 916 and memory 918 (e.g., DRAM, CD-ROM). The scaling factor circuit 908 and the gate drivers 910 isolate control signals from the power.
[0049] In operation, the processor 906 compares a command voltage Vref and a scaled feedback output signal Vsense to determine an error signal Verror. The feedback signal, Vsense, is taken from the output of the converter/inverter 902. The error signal Verror is received by the controller 916, which generally applies a proportional (P), proportional-integral (PI), or proportional-integral-differentiator (PID) gain to the error signal. The output of the controller is a smooth duty cycle signal, d(t). Note that in a typical application either a load (e.g., adjustable speed drive) or another converter/inverter 904 is coupled to the output of the converter/inverter 902.
[0050] The duty cycle of each switch is computed by the processor 906 based on one or more computer programs or gate pattern logic stored in memory 918. The resulting duty cycle signal, d(t), is then sent to the pulse width modulator 915 (PWM), which generally includes a set of voltage comparators. In some embodiments, one comparator is used for each pair of switches. For example, the switch pair S1-S4 in the actively switched inverter 112 (FIG. 1 ) can be controlled by a first comparator and the switch pair S3-S6 can be controlled by a second comparator. The PWM signals are then fed into the gate drivers 910 to turn the switches in the converter/inverter 902 on or off. The number of switches in the converter/inverter 902 depends on how many voltage levels and phases are to be controlled.
[0051] The control voltages d(t) (and therefore the output pulse width) can be varied to achieve different frequencies and voltage levels in any desired manner. For example, the processor 906 can implement various acceleration and deceleration ramps, current limits, and voltage-versus-frequency curves by changing variables (e.g., via the command interface 912) in control programs or gate pattern logic in processor 906.
[0052] If the duty cycle d(t) is greater than the voltage level of a reference waveform (e.g., a triangular waveform) at any given time t, then the PWM circuit 914 will turn on the upper switches (e.g., switches Sa1 and Sa4) of inverter 112 and turn off the lower switches (e.g., switches Sa3 and Sa6) of the inverter 112. For a three-phase PWM inverter embodiment (e.g., the embodiment shown in FIGS. 1 , 5 and 7), three single-phase control circuits can be used with control voltages comprising sinusoidal waveforms shifted by 120 degrees between phases using techniques well-known in the art.
[0053] In some embodiments, the control system 900 includes a detection circuit configured to detect when the input poser source has a missing phase or is running under a single-phase condition and to generate control signals to be used by the command interface 912 to shut off the switches in one or more phase-legs of the universal transformer.
[0054] The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated.
Claims
1. A power conversion device, comprising:
a transformer having a primary input winding and multiple secondary output windings; and
a switched inverter circuit coupled to the secondary output windings and configurable to couple a first output winding with a parallel path inverter and configurable to couple a second output winding with a series path inverter.
2. The device of claim 1, wherein the series path inverter is a full-bridge inverter.
3. The device of claim 1, further comprising:
an energy storage device coupled to the parallel path inverter for mitigating voltage disturbances.
4. The device of claim 1, further comprising:
a filter coupled to the output of the transformer for smoothing output waveforms.
5. The device of claim 1, further comprising:
an AC/DC converter block coupled to the parallel path inverter for converting Alternating Current (AC) waveforms into Direct Current (DC) waveforms.
6. The device of claim 5, wherein the AC/DC converter block is a full-bridge converter.
7. The device of claim 5, wherein the AC/DC converter block is a diode bridge.
8. The device of claim 1, wherein the series path inverter and the parallel path inverter comprise a plurality of configurable semiconductor switches.
9. The device of claim 8, wherein the semiconductor switches are gate controlled devices.
Patent Citations (76)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4768141(A) | 1988-08-01 | Hubertus et al. | Applicant |
| US5065303(A) | 1991-11-01 | Nguyen et al. | Applicant |
| US5138544(A) | 1992-08-01 | Jessee | Applicant |
| US5337227(A) | 1994-08-01 | Stacey et al. | Applicant |
| US5349517(A) | 1994-09-01 | Brennen | Examiner |
| US5355295(A) | 1994-10-01 | Brennen | Examiner |
| US5361196(A) | 1994-11-01 | Tanamachi et al. | Applicant |
| US5446642(A) | 1995-08-01 | McMurray | Applicant |
| US5446643(A) | 1995-08-01 | McMurray | Applicant |
| US5465203(A) | 1995-11-01 | Bhattacharya et al. | Examiner |
| US5467262(A) | 1995-11-01 | Nakata et al. | Applicant |
| US5523937(A) | 1996-06-01 | Kähkipuro | Applicant |
| US5532575(A) | 1996-07-01 | Ainsworth et al. | Applicant |
| US5563780(A) | 1996-10-01 | Goad | Applicant |
| US5566061(A) | 1996-10-01 | Uchino | Applicant |
| US5587891(A) | 1996-12-01 | Nakata et al. | Applicant |
| US5621628(A) | 1997-04-01 | Miyazaki et al. | Applicant |
| US5642275(A) | 1997-06-01 | Peng et al. | Applicant |
| US5644483(A) | 1997-07-01 | Peng et al. | Applicant |
| US5694307(A) | 1997-12-01 | Murugan | Applicant |
| US5731970(A) | 1998-03-01 | Mori et al. | Applicant |
| US5734257(A) | 1998-03-01 | Schauder et al. | Examiner |
| US5742493(A) | 1998-04-01 | Ito et al. | Applicant |
| US5757633(A) | 1998-05-01 | Bowles | Examiner |
| US5801936(A) | 1998-09-01 | Mori et al. | Applicant |
| US5805437(A) | 1998-09-01 | Grüning | Applicant |
| US5831842(A) | 1998-11-01 | Ogasawara et al. | Applicant |
| US5835371(A) | 1998-11-01 | Kume et al. | Applicant |
| US5841645(A) | 1998-11-01 | Sato | Applicant |
| US5889662(A) | 1999-03-01 | Schettler et al. | Applicant |
| US5889668(A) | 1999-03-01 | Schauder et al. | Applicant |
| US5905367(A) | 1999-05-01 | Hochgraf | Applicant |
| US5933339(A) | 1999-08-01 | Duba et al. | Applicant |
| US5940285(A) | 1999-08-01 | Carrere et al. | Applicant |
| US5943229(A) | 1999-08-01 | Sudhoff | Applicant |
| US5949664(A) | 1999-09-01 | Bernet et al. | Applicant |
| US5969959(A) | 1999-10-01 | Odegard et al. | Applicant |
| US5995391(A) | 1999-11-01 | Davies et al. | Applicant |
| US6005362(A) | 1999-12-01 | Enjeti et al. | Applicant |
| US6005788(A) | 1999-12-01 | Lipo et al. | Applicant |
| US6009002(A) | 1999-12-01 | Steimer | Applicant |
| US6031738(A) | 2000-02-01 | Lipo et al. | Applicant |
| US6040990(A) | 2000-03-01 | Courault | Applicant |
| US6058031(A) | 2000-05-01 | Lyons et al. | Applicant |
| US6108223(A) | 2000-08-01 | Julian et al. | Applicant |
| US6118676(A) | 2000-09-01 | Divan et al. | Applicant |
| US6144567(A) | 2000-11-01 | Asplund et al. | Applicant |
| US6151227(A) | 2000-11-01 | Mizutani et al. | Applicant |
| US6154379(A) | 2000-11-01 | Okita | Applicant |
| US6169672(B1) | 2001-01-01 | Kimura et al. | Applicant |
| US6169676(B1) | 2001-01-01 | Dähler et al. | Applicant |
| US6175166(B1) | 2001-01-01 | Bapat | Applicant |
| US6226192(B1) | 2001-05-01 | Yamanaka et al. | Applicant |
| US6229722(B1) | 2001-05-01 | Ichikawa et al. | Applicant |
| US6236580(B1) | 2001-05-01 | Aiello et al. | Applicant |
| US6288915(B1) | 2001-09-01 | Stemmier et al. | Applicant |
| US6301130(B1) | 2001-10-01 | Aiello et al. | Applicant |
| US6307760(B1) | 2001-10-01 | Ikimi | Applicant |
| US6310787(B2) | 2001-10-01 | Ito et al. | Applicant |
| US6353547(B1) | 2002-03-01 | Jang et al. | Applicant |
| US6404655(B1) | 2002-06-01 | Welches | Applicant |
| US6411530(B2) | 2002-06-01 | Hammond et al. | Applicant |
| US6459596(B1) | 2002-10-01 | Corzine | Applicant |
| US6480403(B1) | 2002-11-01 | Bijlenga | Applicant |
| US6490182(B2) | 2002-12-01 | Katoh et al. | Applicant |
| US6507503(B2) | 2003-01-01 | Norrga | Applicant |
| US6510063(B2) | 2003-01-01 | Kobayashi et al. | Applicant |
| US6594162(B2) | 2003-07-01 | Shinoda et al. | Applicant |
| US6597590(B2) | 2003-07-01 | Ikimi et al. | Applicant |
| US6603672(B1) | 2003-08-01 | Deng et al. | Applicant |
| US2001/0026460(A1) | 2001-10-01 | Ito et al. | Applicant |
| US2001/0038541(A1) | 2001-11-01 | Hammond et al. | Applicant |
| US2002/0167825(A1) | 2002-11-01 | Okayama et al. | Applicant |
| US2003/0043603(A1) | 2003-03-01 | Schreiber | Applicant |
| US2003/0156437(A1) | 2003-08-01 | Gruening | Applicant |
| GB2294821 | 1996-08-01 | Applicant |
Non-Patent Literature (13)
- Aeloiza et al., “Next Generation Distribution Transformer: To address Power Quality for Critical Loads”, vol. 2: Statistical Summary Report, May 1996.Applicant
- Tolbert et al., “A Multilevel Converter-Based Universal Power Conditioner”, PESC'99 Jun.27-Jul. 1, pp 393-399.Applicant
- Schibili et al., “A Three-Phase Multilevel Converter for High-Power Induction Motors”, 1998 IEEE vol. 13, No. 5, Sep. 1998 pp. 978-986.Applicant
- Manjrekar et al., “Hybrid Multilevel Power Conversion System: a competitive solution for high power applications”, Department of Electrical and Computer Engineering, 1999.Applicant
- Chiasson et al., “Harmonic Elimination in Multilevel Converters”, ECE Dept. The University of Tennessee, pp. 1-6.Applicant
- Tolbert et al., “Multilevel Converters for Large Electric Drives”, APEC 1998, Feb. 15-19, 1998, pp. 530-536.Applicant
- Tolbert et al., “Multilevel Converters as a Utility Interface for Renewable Energy Systems”.Applicant
- F. Goodman, “Feasibility Assessment for Intelligent Universal Transformer”, Technical Report Final Report Dec. 2002, Chapter 4, pp. 4-1-4-19.Applicant
- EPRI, “Tailored Collaboration Opportunities; DVR with Integrated Transformer (DVRT)”, 1998 Electric Power Research Institute Inc.Applicant
- Jih-Sheng Lai, “Designing the Next Generation Distribution Transformers: New Power Electronics-Based Hybrid and Solid-State Design Approaches”, Proceedings of the lasted International Conference, Power and Energy Systems, Feb. 24-26, 2003 pp. 262-267.Applicant
- Nergaard et al., “Design Considerations for a 48 V Fuel Cell to Split Single Phase Inverter System with Ultacapcitor Energy Storage”, IEEE, 2002, pp. 2007-2012.Applicant
- Lai et al., “Multilevel Converters—A New Breed of Power Converters”, IEEE, 1996, pp. 509-517.Applicant
- Rodriguez et al., “Multilevel Inverters: A Survey of Topologies, Controls, and Applications”, IEEE Transactions on Industrial Electronics, vol. 49, No. 4, Aug. 2002, pp. 724-738.Applicant