US 6,908,803 B2Grant
Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
Issue Date:2005-06-21
•24 Claims
•11 Drawing Sheets
Abstract
The invention encompasses stacked semiconductor devices including gate stacks, wordlines, PROMs, conductive interconnecting lines, and methods for forming such structures. The invention also includes a method of forming a transistor gate comprising: a) forming gate dielectric layer; b) forming a polysilicon gate layer against the gate dielectric layer; and c) doping the polysilicon gate layer with a conductivity-enhancing dopant, the dopant being provided in a concentration gradient within the polysilicon layer, the concentration gradient increasing in a direction toward the gate dielectric layer. The invention also includes a wordline comprising: a) a polysilicon line; a substantially fluorine impervious barrier layer over the polysilicon line; and a b) layer of metal-silicide over the substantially fluorine impervious barrier layer.
Metadata
Assignee
- Micron Technology, Inc.
Inventors
- Klaus Florian Schuegraf
- Carl Powell
- Randhir P. S. Thakur
Application Information
Application Number:US 10/744,931
Filing Date:2003-12-22
Priority Date:1999-06-15
Art Unit:2815
Patent Drawings (11 sheets)
Description
Related Patent Data
[0001] This patent resulted from a continuation of U.S. patent application Ser. No. 09/333,770 which was filed on Jun. 15, 1999, now U.S. Pat. No. 6,730,584.
Technical Field
[0002] The invention pertains to a number of semiconductor structures and methods for forming such structures, including gate stack structures, conductive line structures, conductive interconnect structures, and programmable-read-only-memory devices.
Background of the Invention
[0003] A continuous challenge in semiconductor processing is to improve conductivity and performance of stacked semiconductor structures. Among the stacked semiconductor structures commonly utilized are gate stacks, wordlines, programmable-read-only-memory devices such as EPROMs and EEPROMs, and conductive interconnects. Formation of some of these prior art stacked structures is described with reference to FIGS. 1-4 . FIGS. 1-2 pertain to the formation of a wordline or gate stack structure, and FIGS. 3-4 pertain to the formation of a programmable-read-only memory device.
[0004] Referring to FIG. 1 , a semiconductor wafer fragment 10 is illustrated at a preliminary processing step of a prior art process for forming a wordline or gate stack. Wafer fragment 10 comprises a semiconductive material substrate 12, and field oxide regions 14 over substrate 12. A gate dielectric layer 16, generally comprising silicon dioxide, extends between field oxide regions 14. A polysilicon layer 18 and a polycide (silicide) layer 20 are formed over field oxide regions 14 and gate dielectric layer 16.
[0005] Polysilicon layer 18 typically comprises polysilicon uniformly doped with a conductivity enhancing dopant (illustrated by stippling within layer 18). Polycide layer 20 comprises a metal silicide, such as tungsten silicide, molybdenum silicide, titanium silicide or cobalt silicide. The formation of polycide layer 20 typically comprises depositing a metal over polysilicon layer 18 and reacting the metal with polysilicon layer 18 to form a metal-silicide. The reacting can comprise thermal processing of the metal layer and polysilicon layer at, for example, temperatures of from about 600° C. to about 800° C.
[0006] Referring to FIG. 2 , layers 16, 18 and 20 are patterned to form a conductive stack, and specifically to form a wordline 24. Source/drain regions 25 are provided proximate wordline 24. Conductive wordline 24 comprises a transistor gate electrically connecting source/drain regions 25. The final transistor structure can be either a p-channel transistor (PMOS), or an n-channel transistor (NMOS), and can be incorporated within a CMOS construction.
[0007] The speed of devices comprising wordlines and conductive gates generally increases with increasing conductivities of the wordlines and conductive gates. Accordingly, it would be desirable to improve the conductivity of wordlines and transistor gates. A method for improving the conductivity of a doped layer is to “activate” the dopant within the layer. Although the chemistry of dopant activation is not well understood, activation is thought to occur as dopant is dispersed from grain boundaries in a polysilicon layer to bulk polysilicon away from the grain boundaries. Dopants are typically activated by thermal processing.
[0008] Alternative procedures similar to those of FIGS. 1 and 2 can be used to form a conductive polysilicon interconnect. Such interconnects can comprise a line of polycide over a polysilicon. Accordingly, such interconnects are similar to wordline 24, but lack dielectric layer 16.
[0009] The speed of devices comprising conductive interconnects can increase with increasing conductivities of the conductive interconnects. Accordingly, it would be desirable to improve the conductivity of conductive interconnects.
[0010] Referring to FIGS. 3-4 , a prior art process for forming a programmable-read-only memory (PROM) device is illustrated. In the embodiment of FIGS. 3-4 , similar numbering to that of the embodiment of FIGS. 1-2 is utilized, with differences indicated by the suffix “a”, or by different numbers.
[0011] Referring to FIG. 3 , a wafer fragment 10a is illustrated at a preliminary step during formation of a programmable-read-only memory device. Wafer fragment 10a comprises a semiconductive material 12a over which is formed field oxide regions 14a and gate dielectric layer 16a. A first polysilicon layer 18a is formed over regions 14a and dielectric layer 16a. A second dielectric layer 26 and a second polysilicon layer 28 are formed over first polysilicon layer 18a, and a polycide layer 30 is formed over second dielectric layer 26.
[0012] Polysilicon layers 18a and 28 comprise uniformly doped polysilicon, typically comprising a dopant concentration of greater than 1×1019 ions/cm3.
[0013] Referring to FIG. 4 , layers 16a, 18a, 20a, 26, 28 and 30 are patterned to form the resulting PROM device 32. Within device 32, the patterned first polysilicon layer 18a is typically referred to as a floating gate. The patterned second polysilicon layer 28 and polycide layer 30 together comprise a conductive line 33.
[0014] The speed of circuits comprising PROM devices can increase with increasing conductivities of the conductive line and floating gate. Accordingly, it would be desirable to improve the conductivities of conductive lines and floating gates.
Summary of the Invention
[0015] The invention encompasses stacked semiconductor devices including gate stacks, wordlines, PROMs, conductive interconnecting lines, and methods for forming such structures.
[0016] The invention includes a method of forming a transistor gate. A gate dielectric layer is formed and a polysilicon gate layer is formed against the gate dielectric layer. The polysilicon gate layer is doped with a conductivity-enhancing dopant. The dopant is provided in a concentration gradient within the polysilicon layer which increases in a direction toward the gate dielectric layer.
[0017] The invention also includes a wordline comprising a polysilicon line, a substantially fluorine impervious barrier layer over the polysilicon line, and a layer of metal-silicide over the substantially fluorine impervious barrier layer.
Brief Description of the Drawings
[0018] Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
[0019] FIG. 1 illustrates a semiconductor wafer fragment at preliminary step of a prior art method for forming a wordline.
[0020] FIG. 2 illustrates the FIG. 1 wafer fragment at a prior art step subsequent to that of FIG. 1.
[0021] FIG. 3 illustrates a semiconductor wafer fragment at preliminary step of a prior art method for forming PROM device.
[0022] FIG. 4 illustrates the FIG. 3 wafer fragment at a prior art step subsequent to that of FIG. 3.
[0023] FIG. 5 illustrates a semiconductor wafer fragment at preliminary step of a first embodiment method of the present invention for forming a wordline.
[0024] FIG. 6 illustrates the FIG. 5 wafer fragment at a step subsequent to that of FIG. 5.
[0025] FIG. 7 illustrates the FIG. 5 wafer fragment at a step subsequent to that of FIG. 6.
[0026] FIG. 8 illustrates the FIG. 5 wafer fragment at a step subsequent to that of FIG. 7.
[0027] FIG. 9 illustrates a graph of dopant concentration verses elevation for an exemplary polysilicon layer doped according to a method of the present invention.
[0028] FIG. 10 illustrates a semiconductor wafer fragment at preliminary step of a second embodiment method of the present invention for forming a wordline.
[0029] FIG. 11 illustrates the FIG. 10 wafer fragment at a step subsequent to that of FIG. 10.
[0030] FIG. 12 illustrates a semiconductor wafer fragment at preliminary step of a third embodiment method of the present invention for forming a wordline.
[0031] FIG. 13 illustrates the FIG. 12 wafer fragment at a step subsequent to that of FIG. 12.
[0032] FIG. 14 illustrates a graph of dopant concentration verses elevation for an exemplary polysilicon layer doped according to a method of the present invention.
[0033] FIG. 15 illustrates a semiconductor wafer fragment at preliminary step of a fourth embodiment method of the present invention for forming a wordline.
[0034] FIG. 16 illustrates the FIG. 15 wafer fragment at a step subsequent to that of FIG. 15.
[0035] FIG. 17 illustrates a semiconductor wafer fragment at preliminary step of a fifth embodiment method of the present invention for forming a wordline.
[0036] FIG. 18 illustrates the FIG. 17 wafer fragment at a step subsequent to that of FIG. 17.
Detailed Description of the Preferred Embodiments
[0037] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
[0038] A first embodiment of the present invention is described with reference to FIGS. 5-9 . In describing the first embodiment, like numerals from the preceding discussion of the prior art are utilized where appropriate, with differences being indicated by the suffix “c” or with different numerals.
[0039] Referring to FIG. 5 , a semiconductor wafer fragment 10c is illustrated at a preliminary step of a semiconductor processing method. Fragment 10c comprises a semiconductive material substrate 12c. Field isolation regions 14c and a gate dielectric layer 16c are formed over substrate 12c. A polysilicon layer 18c is formed over field isolation regions 14c and gate dielectric layer 16c. A polycide layer 20c is formed over polysilicon layer 18c. Substrate 12c can comprise silicon. Field isolation regions 14c and dielectric layer 16c can comprise silicon dioxide. Polycide layer 20c comprises a metal silicide, and can comprise a metal selected from the group consisting of tungsten, molybdenum, cobalt, tantalum and titanium.
[0040] Polysilicon layer 18c comprises a conductivity-enhancing dopant provided in a concentration gradient. As shown by the stippling of FIG. 5 , the concentration gradient is such that an amount of conductivity enhancing dopant decreases with increasing elevation within polysilicon layer 18c. In other words, the dopant concentration increases in a direction toward gate dielectric layer 16c. Accordingly, the dopant concentration decreases in a direction toward metal silicide layer 20c.
[0041] Several methods can be utilized to form the shown concentration gradient within layer 18c. An example method is a controlled ion implantation of conductivity-enhancing dopant into layer 18c such that the dopant concentration is greatest at elevationally lower depths of layer 18c than at elevationally upper depths of 18c. An example method would include implanting arsenic to a dose of 2×10−15 cm−2 throughout 1 layer 18c, and then implanting an additional dose of 2×10−15 cm−2 arsenic at the lower depths of layer 18c.
[0042] Another example method for forming a concentration gradient within layer 18c is to provide dopant at a lower elevation within layer 18c and subsequently diffuse the dopant within layer 18c. For instance, layer 18c can be doped to a concentration of 5×1020 ions/cm3 with phosphorus at the interface with 16c and to a concentration of 5×1018 ions/cm3 at higher elevations. An exemplary gradient is shown in FIG. 9 for a layer 18c that is 1500 Å thick.
[0043] Referring to FIG. 6 , layers 16c, 18c and 20c are patterned to form a conductive wordline 24c. Source/drain regions 25c are provided adjacent conductive line 24c, with conductive wordline 24c comprising a transistor gate which electrically couples source/drain regions 25c. The resulting transistor structure can be a PMOS transistor or NMOS transistor, and can be incorporated into a CMOS.
[0044] Although layer 18c is doped before the patterning of wordline 24c in the shown embodiment, the invention encompasses alternative embodiments in which layer 18c is doped after such patterning.
[0045] Wordline 24c will preferably be transformed to a lower resistivity state by subsequent processing. Such subsequent processing could include, for example, rapid thermal processing (RTP). In the context of this document, RTP is defined to refer to temperature ramp rate of greater than about 7° C./second. Preferably, the RTP of wordline 24c is to a temperature of greater than 850° C. (such as, for example, a temperature of from 1000° C. to about 1025° C.). The temperature will preferably be maintained over 850° C. for a time of longer than 10 seconds, and generally between 10 seconds and 30 seconds, to activate the dopant within layer 18c. Such thermal processing can also advantageously induce grain growth of tungsten silicide. After the thermal processing, the dopant can be uniformly distributed throughout polysilicon layer 18c, or can, as shown, remain in a concentration gradient which decreases with increasing elevation.
[0046] The graded dopant concentration of FIGS. 5 and 6 can reduce a likelihood of dopant migrating into layer 20c, and can thereby reduce a likelihood of dopant poisoning grain growth within layer 20c. Accordingly, the graded dopant within layer 18c can reduce a peak temperature required for creating a low resistivity wordline 24c. In particular applications, the graded dopant concentration in layer 18c can be used either to realize the same low resistivity for a lower process temperature (which is desirable due to a lower thermal budget) or to realize a lower resistivity for the same process temperature sequence.
[0047] Referring to FIG. 7 , an oxide layer 34 is formed over source/drain regions 25c and over wordline 24c. Oxide layer 34 can be formed by a number of methods, including, for example, chemical vapor deposition.
[0048] Referring to FIG. 8 , wafer fragment 10c is subjected to thermal processing within an oxidizing atmosphere to form rounded corners 36 adjacent gate oxide 16c. The oxidizing atmosphere can comprise, for example, O2, N2O, or NO. The temperatures utilized for forming rounded corners 36 are typically above 850° C., and commonly from 800° C. to 1050° C. As discussed above, wordline 24c will preferably be processed at temperatures of greater than about 850° C. to activate dopant within layer 18c and to form a low resistivity form of silicide layer 20c. In applications in which the temperature utilized for forming rounded corners 36 equals or exceeds such preferable processing temperature of wordline 24c, the preferable thermal processing of wordline 24c can occur in a common step with the formation of rounded corners 36. The formation of rounded corners 36 generates a so-called “smiling gate” structure which, as recognized by those of skill in the art, can reduce hot electron degradation.
[0049] A second embodiment of the invention is described with reference to FIGS. 10 and 11 . In describing the second embodiment, like numerals from the preceding discussion of the prior art are utilized where appropriate with differences being indicated by the suffix “d” or with different numerals.
[0050] Referring to FIG. 10 , a wafer fragment 10d is illustrated at a preliminary step of a processing sequence of the second embodiment. Wafer fragment 10d comprises a semiconductive material substrate 12d, such as monocrystalline silicon. Field isolation regions 14d and gate dielectric layer 16d are over semiconductive material 12d. Field isolation regions 14d and gate dielectric layer 16d can comprise silicon dioxide.
[0051] A polysilicon layer 18d is over field isolation regions 14d and gate dielectric layer 16d. Polysilicon layer 18d preferably comprises conductively doped polysilicon, either homogeneously doped (as shown) or doped in a gradient, such as the gradient described previously with reference to FIGS. 5-9 .
[0052] A substantially fluorine impervious barrier layer 38 is formed over polysilicon layer 18d. Substantially fluorine impervious barrier layer 38 preferably has a thickness of less than or equal to about 20 Å, and preferably comprises a dielectric material. Substantially fluorine impervious barrier layer 38 can comprise a number of materials, including, for example, a nitrogen-containing material, such a TiN, or an oxygen-comprising material, such as silicon dioxide.
[0053] A polycide layer 20d is formed over barrier layer 38. Polycide layer 20d comprises a metal silicide. Polycide layer 20d can comprise a metal deposited from a fluorine-containing reactant, such as, for example, a metal selected from the group consisting of tungsten (deposited from WF6) and tantalum (deposited from TaF5).
[0054] Barrier layer 38 inhibits fluorine migration from metal silicide layer 20d into gate dielectric layer 16d. Such fluorine migration into dielectric layer 16d can disadvantageously thicken layer 16d, particularly if layer 16d is a gate oxide. Thickening of dielectric layer 16d can reduce performance of a transistor using a conductive line or transistor gate formed over layer 16d. In the shown preferred embodiment, barrier layer 38 is formed at an interface of polysilicon layer 18d with metal silicide layer 20d. In spite of barrier layer 38, polycide layer 20d and polysilicon layer 18d remain in electrical contact. Specifically, barrier layer 38 is kept thin so that it does not destroy electrical conductivity between polycide layer 20d and polysilicon layer 18d.
[0055] Barrier layer 38 can be formed by a number of methods, including, for example, chemical vapor deposition of TiN, sputter deposition of TiN, implanting a layer of nitrogen at an upper surface of polysilicon layer 18d, growing a layer of silicon dioxide over an upper surface of layer 18d, and depositing a layer of silicon dioxide over layer 18d prior to formation of metal silicide layer 20d.
[0056] After formation of fluorine impervious barrier layer 38, the stack of layers 16d, 18d, 38 and 20d is preferably subjected to a temperature of at least 850° C. for at least 10 seconds to activate dopant within layer 18d. Preferably, this will comprise a RTP step in which the temperature of layer 18d is ramped to 850° C. at 7° C./second, and during which polycide layer 20d is exposed to an oxidizing atmosphere. Exposure to an oxidizing atmosphere can create a silicon dioxide layer 37 over polycide layer 20d.
[0057] Referring to FIG. 11 , layers 18d, 38, 20d and 37 are patterned into the shape of a conductive line 24d over gate dielectric layer 16d. Source/drain regions 25d are formed proximate conductive line 24d such that wordline 24d comprises a transistor gate electrically connecting source/drain regions 25d. Although the RTP step is described as occurring before patterning layers 18d, 38 and 20d into wordline 24d, in alternative embodiments of the invention an RTP step could occur after such patterning.
[0058] After formation of wordline 24d, subsequent processing can be performed analogous to that of FIGS. 7 and 8 to form a smiling gate structure comprising fluorine impervious barrier layer 38. Most preferably, the steps of activating an impurity within layer 18d and forming a smiling gate structure comprising layer 38 will occur simultaneously. In such most preferable application, wordline 24d will be subjected to a temperature of at least 850° C. in an oxygen-comprising atmosphere to 1) activate an impurity within layer 18d; and 2) oxidize a corner of polysilicon gate layer 18d.
[0059] Referring to FIG. 12 , a semiconductor wafer fragment 10e is shown at a preliminary processing step in accordance with a third embodiment of the present invention. In describing the third embodiment, like numerals from the preceding discussion of the prior art are utilized where appropriate, with differences being indicated by the suffix “e” or with different numerals. The third embodiment can be utilized to, for example, improve gate oxide quality in flash devices and scaled CMOS.
[0060] Wafer fragment 10e comprises a semiconductive material substrate 12e. Field isolation regions 14e and a gate dielectric layer 16e are formed over semiconductive substrate material 12e. A substantially undoped silicon-comprising layer 40 is formed over isolation regions 14e and layer 16e. Substantially undoped silicon-comprising layer 40 preferably comprises less than 1×1018 ions/cm3 of dopant, and most preferably comprises 0 ions/cm3 of dopant. Layer 40 is preferably formed to a thickness of from about 50 Angstroms to about 300 Å, and preferably is originally formed as amorphous silicon. An example method for forming an amorphous silicon layer 40 includes chemical vapor deposition utilizing SiH4 at a temperature of 480 degrees to 560° C. under a pressure of from 50 millitorr to about 2 torr in a batch furnace. Alternatively, layer 40 can be deposited as polysilicon. An interface 43 exists at a common boundary of layers 40 and 16e.
[0061] A conductively doped silicon-comprising layer 42 is formed over substantially undoped silicon-comprising layer 40. Layer 42 is most preferably heavily doped with a conductivity enhancing impurity to a concentration of greater than 1×1020 atoms/cm3. Layer 42 will preferably comprise a thickness of from about 400 Å to about 1500 Å, and can be either amorphous or polycrystalline. An example method for depositing a substantially amorphous layer 42 includes chemical vapor deposition utilizing SiH4, in combination with a dopant feed gas comprising at least one of PH3 or AsH3. Doped layer 42 can also be formed by depositing an undoped layer of silicon and subsequently implanting dopant into the layer. Doped layer 42 can be deposited at a temperature common to the temperature at which undoped layer 40 is deposited. Together, layers 40 and 42 comprise a gate layer 18e.
[0062] A refractory metal layer 20e is provided on gate layer 18e. Refractory metal layer 20e can comprise, for example, tungsten, cobalt, molybdenum or titanium. Of course, in embodiments in which gate layer 18e is to be incorporated as a floating gate, refractory metal layer 20e would not be provided on layer 18e.
[0063] Referring to FIG. 13 , layers 16e, 18e and 20e are patterned to form a conductive line 24e, and subjected to an anneal. Preferably, the anneal comprises the above-described RTP, and includes processing to a temperature of at least 850° C. for at least 10 seconds. Most preferably the anneal occurs at a temperature of 850° C. for thirty minutes in a nitrogen-comprising atmosphere. Alternatively, the anneal can comprise RTP in an oxygen-comprising atmosphere. In embodiments in which layers 40 and 42 comprise amorphous silicon, the anneal can crystallize such layers to convert them to polysilicon. The anneal can also activate dopant, as well as diffuse dopant from heavily doped layer 42 into substantially undoped layer 40 (as shown by the stippling extending throughout both of layers 40 and 42 in FIG. 13). After such diffusion of dopant, there can remain a dopant gradient within layer 18e which is heaviest in layer 42 and decreases through layer 40 (shown schematically in a graph of FIG. 14 , with regions 40 and 42 labeled on the x-axis), or there can be uniform dopant concentration throughout layer 18e (as shown in FIG. 13), depending on the degree of the anneal.
[0064] It is noted that while it is highly desirable in a transistor gate to have a large quantity of dopant material at interface 43 where conductive gate material 18e joins underlying gate dielectric layer 16e, it is also highly desirable that the dopant be “active” as opposed to “non-active” in this region. Non-active phosphorate dopant can adversely impact transistor operation where such collects or agglomerates at interface 43. The present invention, in a preferred aspect, substantially keeps dopant away from interface 43 until the dopant has been activated by the above-indicated anneal step.
[0065] The optimal thickness of substantially undoped layer 40 is determined by the dopant concentration of layer 42 as well as by the post deposition thermal budget which controls the diffusion of dopant to oxide/gate layer interface 43. An example thickness of layer 40 is from about 50 Å to about 300 Å.
[0066] A fourth embodiment of the invention is described with reference to FIGS. 15 and 16 . In describing the fourth embodiment, like numerals from the preceding discussion of the prior art are utilized where appropriate with differences being indicated by the suffix “f” or with different numerals.
[0067] Referring to FIG. 15 , a semiconductor wafer fragment 10f is illustrated at a preliminary processing step in accordance with the fourth embodiment of the invention. Wafer fragment 10f comprises a semiconductive material substrate 12f having field isolation regions 14f and a gate dielectric layer 16f formed thereover. A first substantially undoped silicon-comprising layer 44 is formed over regions 14f and dielectric layer 16f. A doped silicon-comprising layer 46 is formed over substantially undoped layer 44, and a second substantially undoped silicon-comprising layer 48 is formed over doped layer 46. Together, layers 44, 46 and 48 form a gate layer 18f. Substantially undoped layers 44 and 46 preferably comprise less than 1×1018 ions/cm3 of dopant, and most preferably comprise 0 ions/cm3 of dopant. An interface 43f exists at a common boundary of layer 44 and 16f.
[0068] The optimal thickness of undoped layers 44 and 48 can be determined by the dopant concentration of layer 46 as well as by the post deposition thermal budget which controls the diffusion of dopant throughout layers 44, 46 and 48. An example thickness of layers 44 and 48 is from about 50 Å to about 300 Å.
[0069] Layers 44, 46 and 48 can be formed by a number of methods, including chemical vapor deposition methods similar to those described above with reference to FIGS. 12 and 13 . In such deposition methods, layers 44, 46 and 48 can be deposited at a common temperature. Preferably, layers 44, 46 and 48 will be formed as amorphous silicon, and subsequently converted to polysilicon with an anneal comprising 850° C. for at least 10 seconds, and more preferably comprising 850° C. for about 30 minutes. Most preferably, the anneal will comprise rapid thermal processing, which advantageously converts the dopant in layer 46 from an inactive form to an active form. Also preferably, the anneal will disperse dopant from layer 46 into layers 44 and 48 (as shown by the stippling throughout layers 44, 46 and 48 in FIG. 16).
[0070] Alternative methods of forming layers 44, 46 and 48 can comprise depositing one or more of the layers as polysilicon. For instance, layers 44 and 48 can be deposited as amorphous silicon, with layer 46 deposited as polysilicon. Polysilicon layer 46 can be doped either subsequent to deposition, or doped in situ during deposition. If polysilicon layer 46 is doped subsequent to deposition, the layer can be doped, for example, by an ion implant of dopant into layer 46. Such ion implant can occur before or after formation of layer 48.
[0071] A polycide layer 20f can be formed over undoped layer 48, but is not formed if layer 48 is utilized as a floating gate. Polycide layer 20f comprises a metal silicide, and can comprise, for example, tungsten silicide, cobalt silicide, molybdenum silicide, or titanium silicide. Polycide layer 20f is preferably formed by forming a refractory metal layer over silicon-comprising layer 48 prior to the above-described anneal. The anneal then forms metal-silicide layer 20f while activating and dispersing dopant.
[0072] Referring to FIG. 16 , layers 16f, 44, 46, 48 and 20f are patterned to form a conductive line 24f and source/drain regions 25f are formed proximate conductive line 24f.
[0073] In a preferred aspect, the embodiment of FIGS. 15 and 16 substantially keeps dopant away from interface 43f until the dopant has been activated by an anneal step. The embodiment of FIGS. 15 and 16 thus preferably prevents non-active dopant from collecting at interface 43f and thereby adversely impacting transistor operation, and yet the embodiment permits active dopant to advantageously be formed at interface 43f. In another preferred aspect, the embodiment of FIGS. 15 and 16 substantially keeps dopant away from polycide layer 20f during grain growth within layer 20f. If dopant is present within a polycide layer during grain growth, the dopant can disadvantageously disrupt the grain growth.
[0074] A fifth embodiment of the invention is described with reference to FIGS. 17 and 18 . In describing the fifth embodiment, like numerals from the preceding discussion of the prior art are utilized where appropriate, with differences being indicated by the suffix “g” or different numerals.
[0075] Referring to FIG. 17 , a semiconductor wafer fragment 10g is illustrated at a preliminary step of the fifth embodiment. Wafer fragment 10g comprises a semiconductive material substrate 12g having field isolation regions 14g and a gate dielectric layer 16g formed thereover. A silicon-comprising layer 18g is formed over isolation regions 14g and dielectric layer 16g. Silicon-comprising layer 18g can comprise amorphous silicon or polysilicon. Preferably, layer 18g comprises amorphous silicon. Within layer 18g is provided a precisely formed layer of dopant (indicated by the stippling), approximately elevationally-centered within layer 18g. The dopant can be provided, for example, by careful ion implanting of dopant into layer 18g. Alternatively, the dopant can be provided in situ during deposition of layer 18g. An interface 43g exists at a common boundary of layers 18g and 16g. A polycide layer 20g can be provided over polysilicon layer 18g, but is not provided if layer 18g is utilized as a floating gate.
[0076] As will be appreciated by persons of ordinary skill in the art, the fifth embodiment of FIG. 17 can be effectively identical to the embodiment of FIG. 15 , with the exception being that polysilicon layer 18g is deposited as a single uniform layer and subsequently doped by ion implanting, rather than being deposited as a distinct doped layer over a distinct undoped layer. As will be further appreciated by persons of ordinary skill in the art, the dopant within layer 18g can be implanted either towards the center of 18g, to form a layer effectively equivalent to layer 18f (shown in FIGS. 15 an 16), or can be implanted towards an elevationally upper region of 18g to form a layer more effectively equivalent to layer 18e (shown in FIGS. 12 and 13).
[0077] Referring to FIG. 18 , layers 16g, 18g and 20g are patterned to form conductive line 24g. Also, layer 18g is subjected to thermal processing to disperse the dopant throughout layer 18g. The dopant can end up uniformly dispersed throughout layer 18g (as shown), or can be dispersed in a gradient within layer 18g. Preferably, the thermal processing converts the dopant to an active form. Most preferably, the thermal processing comprises rapid thermal processing to a temperature of greater than 850° C. for a time greater than 10 seconds.
[0078] In a preferred aspect, the embodiment of FIGS. 17 and 18 substantially keeps dopant away from interface 43g until the dopant has been activated by an anneal step. The embodiment of FIGS. 17 and 18 thus preferably prevents non-active dopant from collecting at interface 43g and thereby adversely impacting transistor operation, and yet the embodiment permits active dopant to advantageously be formed at interface 43g. In another preferred aspect, the embodiment of FIGS. 17 and 18 substantially keeps dopant away from polycide layer 20g during grain growth within layer 20g.
[0079] As will be appreciated by persons of ordinary skill in the art, the various embodiments described herein can be combined to form alternative embodiments which are not specifically illustrated. For instance, a fluorine-impermeable barrier layer (described with reference to FIGS. 10-11 ) can be combined with the careful dopant placement within a polysilicon layer (described with reference to FIGS. 12-13 , 15-16, and 17-18; respectively).
[0080] In yet another aspect of the invention, it is recognized that the structures described herein can be used as conductive interconnects. Such conductive interconnects could, for example, comprise the polycide layers (20c-g) and gate layers (18c-g) of the illustrated wordlines (24c-g), and lack the shown gate dielectric layers (16c-g).
[0081] In yet another aspect of the invention, it is recognized that one or more of the embodiments described herein can be utilized in formation of the conductive line or floating gate of a programmable-read-only-memory (PROM) device.
[0082] To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
[0083] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims
1. A method of forming a transistor gate comprising the following steps:
forming a gate oxide layer over a substrate;
forming a first substantially undoped polysilicon layer over the gate oxide layer the first substantially undoped polysilicon layer having a thickness of from about 50 Angstroms to about 300 Angstroms;
forming a doped polysilicon layer over the first substantially undoped polysilicon layer, the doped polysilicon layer having a thickness from about 400 Angstroms to about 1500 Angstroms; and
after forming the doped polysilicon layer, subjecting the first substantially undoped polysilicon layer and the doped polysilicon layer to rapid thermal processing at a temperature of at least 850° C. for at least 10 seconds and less than 30 seconds.
2. The method of claim 1 wherein the first substantially undoped polysilicon layer and the doped polysilicon are deposited at a common temperature.
3. The method of claim 1 wherein the step of forming the doped polysilicon layer comprises chemical vapor deposition of polysilicon and a dopant.
4. The method of claim 1 wherein the step of forming the doped polysilicon layer comprises:
depositing a substantially undoped layer of polysilicon; and
implanting a dopant into the substantially undoped polysilicon layer after its formation.
5. The method of claim 1 wherein the first substantially undoped polysilicon layer and the doped polysilicon layer together comprise a gate stack.
6. The method of claim 1 wherein the first substantially undoped polysilicon layer and the doped polysilicon layer together comprise a gate stack, and wherein the rapid thermal processing is performed in an oxygen-comprising atmosphere.
7. The method of claim 1 further comprising forming a metal-silicide layer over the doped polysilicon layer.
8. The method of claim 1 further comprising:
forming a metal-silicide layer over the doped polysilicon layer, wherein the first substantially undoped polysilicon layer, the metal-silicide layer, and the doped polysilicon layer together comprise a gate stack; and
wherein the rapid thermal processing occurs after forming the metal-silicide layer.
9. The method of claim 8 further comprising forming a substantially fluorine impervious barrier layer between the metal-silicide layer and the gate oxide layer prior to the step of rapid thermal processing.
10. The method of claim 1 further comprising forming a second substantially undoped polysilicon layer over the doped polysilicon layer.
11. The method of claim 1 further comprising forming a second substantially undoped polysilicon layer over the doped polysilicon layer, wherein the first substantially undoped polysilicon layer, the second substantially undoped polysilicon layer, and the doped polysilicon are deposited at a common temperature.
12. The method of claim 1 further comprising:
forming a second substantially undoped polysilicon layer over the doped polysilicon layer, wherein the first substantially undoped polysilicon layer, the second substantially undoped polysilicon layer, and the doped polysilicon layer together comprise a gate stack; and
wherein the rapid thermal processing occurs after forming the second substantially undoped polysilicon layer.
13. The method of claim 1 further comprising:
forming a second substantially undoped polysilicon layer over the doped polysilicon layer, wherein the first substantially undoped polysilicon layer, the second substantially undoped polysilicon layer, and the doped polysilicon layer together comprise a gate stack; and
wherein the rapid thermal processing is performed in an oxygen-comprising atmosphere.
14. The method of claim 1 further comprising:
forming a second substantially undoped polysilicon layer over the doped polysilicon layer; and
forming a metal-silicide layer over the second substantially undoped polysilicon layer.
15. The method of claim 1 further comprising:
forming a second substantially undoped polysilicon layer over the doped polysilicon layer;
forming a metal-silicide layer over the second substantially undoped polysilicon layer, wherein the first substantially undoped polysilicon layer, the second substantially undoped polysilicon layer, the doped polysilicon layer and the metal-silicide layer together comprise a gate stack; and
wherein the rapid thermal processing occurs after the formation of the metal-silicide layer.
16. The method of claim 15 further comprising forming a substantially fluorine impervious barrier layer between the metal-silicide layer and the gate oxide layer prior to the step of rapid thermal processing.
17. A method of forming a wordline comprising the following steps:
forming a gate oxide layer over a substrate;
forming a layer of substantially undoped silicon over the gate oxide layer, the layer of substantially undoped silicon having a thickness of from about 50 Angstroms to about 300 Angstroms;
forming a layer of doped silicon over the layer of substantially undoped silicon, the layer of doped silicon having a thickness of from about 400 Angstroms to about 1500 Angstroms;
the layers of substantially undoped silicon and doped silicon being in the shape of a wordline, and
subjecting the wordline to rapid thermal processing at a temperature of at least 850° C. for at least 10 seconds and less than 30 seconds.
18. The method of claim 17 wherein the substantially undoped silicon comprises amorphous silicon.
19. The method of claim 17 wherein the doped silicon comprises polysilicon.
20. The method of claim 17 wherein the substantially undoped silicon and the doped silicon both comprise amorphous silicon.
21. A method of forming a programmable-read-only-memory device comprising:
forming a first dielectric layer over a substrate;
forming a floating gate over the first dielectric layer;
forming a second dielectric layer over the floating gate;
forming a conductive line over the second dielectric layer;
forming a metal-silicide layer over the conductive line;
forming at least one of the floating gate and the conductive line to comprise:
a first substantially undoped polysilicon layer having a thickness of from about 50 Angstroms to about 300 Angstroms;
a doped polysilicon layer having a thickness of from about 400 Angstroms to about 1500 Angstroms over the first substantially undoped polysilicon layer; and
subjecting the doped and substantially undoped polysilicon layers to rapid thermal processing at a temperature of at least 850° C. for at least 10 seconds and less than 30 seconds.
22. The method of claim 21 wherein the formed programmable-read-only-memory device is an EPROM.
23. The method of claim 21 wherein the formed programmable-read-only-memory device is an EEPROM.
24. The method of claim 21 further comprising:
exposing the doped and substantially undoped polysilicon layers to oxygen during the rapid thermal processing.
Patent Citations (56)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US4354309(A) | 1982-10-01 | Gardiner et al. | Applicant |
| US4559091(A) | 1985-12-01 | Allen et al. | Applicant |
| US4700215(A) | 1987-10-01 | McPherson | Applicant |
| US4833099(A) | 1989-05-01 | Woo | Applicant |
| US4886765(A) | 1989-12-01 | Chen et al. | Applicant |
| US5047831(A) | 1991-09-01 | Katayama | Applicant |
| US5053351(A) | 1991-10-01 | Fazan et al. | Applicant |
| US5093700(A) | 1992-03-01 | Sakata | Applicant |
| US5164333(A) | 1992-11-01 | Schwalke et al. | Applicant |
| US5192708(A) | 1993-03-01 | Beyer et al. | Applicant |
| US5208182(A) | 1993-05-01 | Narayan et al. | Applicant |
| US5256894(A) | 1993-10-01 | Shino | Applicant |
| US5350698(A) | 1994-09-01 | Huang et al. | Applicant |
| US5355010(A) | 1994-10-01 | Fujii et al. | Applicant |
| US5364803(A) | 1994-11-01 | Lur et al. | Applicant |
| US5393676(A) | 1995-02-01 | Anjum et al. | Applicant |
| US5393685(A) | 1995-02-01 | Yoo et al. | Applicant |
| US5425392(A) | 1995-06-01 | Thakur et al. | Applicant |
| US5439833(A) | 1995-08-01 | Hebert et al. | Applicant |
| US5441904(A) | 1995-08-01 | Kim et al. | Applicant |
| US5472896(A) | 1995-12-01 | Chen et al. | Applicant |
| US5481128(A) | 1996-01-01 | Hong | Applicant |
| US5650648(A) | 1997-07-01 | Kapoor | Applicant |
| US5652156(A) | 1997-07-01 | Liao et al. | Applicant |
| US5710454(A) | 1998-01-01 | Wu | Applicant |
| US5712181(A) | 1998-01-01 | Byun et al. | Applicant |
| US5723893(A) | 1998-03-01 | Yu et al. | Applicant |
| US5731239(A) | 1998-03-01 | Wong et al. | Applicant |
| US5741725(A) | 1998-04-01 | Inoue et al. | Applicant |
| US5766994(A) | 1998-06-01 | Tseng | Applicant |
| US5767004(A) | 1998-06-01 | Balasubramanian et al. | Applicant |
| US5767558(A) | 1998-06-01 | Lo et al. | Applicant |
| US5798296(A) | 1998-08-01 | Fazan et al. | Applicant |
| US5811343(A) | 1998-09-01 | Wann et al. | Applicant |
| US5818092(A) | 1998-10-01 | Bai et al. | Applicant |
| US5837601(A) | 1998-11-01 | Matsumoto | Applicant |
| US5840607(A) | 1998-11-01 | Yeh et al. | Applicant |
| US5851891(A) | 1998-12-01 | Dawson et al. | Applicant |
| US5861340(A) | 1999-01-01 | Bai et al. | Applicant |
| US5877074(A) | 1999-03-01 | Jeng et al. | Applicant |
| US5915197(A) | 1999-06-01 | Yamanaka et al. | Applicant |
| US5930655(A) | 1999-07-01 | Cooney, III et al. | Applicant |
| US5985720(A) | 1999-11-01 | Saitoh | Applicant |
| US5986312(A) | 1999-11-01 | Kuroda | Applicant |
| US6040238(A) | 2000-03-01 | Yang et al. | Applicant |
| US6060741(A) | 2000-05-01 | Huang | Applicant |
| US6066577(A) | 2000-05-01 | Cooney, III et al. | Applicant |
| US6130145(A) | 2000-10-01 | Ilg et al. | Applicant |
| US6208004(B1) | 2001-03-01 | Cunningham | Applicant |
| US6214730(B1) | 2001-04-01 | Cooney, III et al. | Applicant |
| US6239458(B1) | 2001-05-01 | Liaw et al. | Applicant |
| US6262458(B1) | 2001-07-01 | Hu | Applicant |
| US6303454(B1) | 2001-10-01 | Yeh et al. | Examiner |
| US6310300(B1) | 2001-10-01 | Cooney, III et al. | Applicant |
| JP401276761(A) | 1988-04-01 | Applicant | |
| JP402265248(A) | 1990-10-01 | Applicant |
Non-Patent Literature (17)
- Ku, Lee, Ting, Kwong, IEEE Xplore, “The application of ion-beam mixing , doped silicde , and rapid thermal processing self-aligned silicide Technology”, VLSI Technology, System and Application, 1989, pp. 337-341.Applicant
- II Lange, “Physical properties of semiconducting transition metal silicides and their prospects in SI-based device applications”, IEEE, 1998.Applicant
- Mogami, Wakabayashi, et al. “Low-resistance self-aligned Ti-silicide technology for sub-quarter Micron CMOS devices”, 1996 IEEE.Applicant
- Kubota, T., “The Effect of the Floating Gate/Tunnel SIO, Interface on FLASH Memory Data Retention Reliability”, ULSI Device Development Laboratories, NEC Corp., 2 pages.Applicant
- Wang, S. “Effects of Poly Depletion on the Estimate of Thin Dielectric Lifetime”, 1991 IEEE Electron Device Letters, vol. 12, No. 11, Nov. 1991, pp. 617-619.Applicant
- Schuegraf, “Impact of Polysilicon Depletion in Thin Oxide MOS Technology”, 1993 VLSITSA.Applicant
- Snow and Deal, “Polarization Phenomena and Other Properties of Phosphosilicate Glass Films on Silicon”, Journal of the Electrochemical Society, vol. 113, No. 3, Mar. 1968, pp. 263-269.Applicant
- Ohnishi, K. et al., “Improving Gate Oxide Integrity (GOI) of a W/Wnx/dual-poly Si Stacked-Gate by Using Wet-Hydrogen Oxidation in 0.14-μm CMOS devices”, IEDM, 1998, pp. 397-400.Applicant
- Kawada, K. et al., “Water Vapor Generator By catalytic Reactor”, pp, 10-16.Applicant
- Wakabayashi, H. et al., “An Ultra-Low Resistance and Therma Stable W/pn-Poly.Si Gate CMOS Technology using Si/TiN Buffer Layer”, IEDM, 1998, pp. 393-396.Applicant
- Hiura, Y. et al., “Integration Technorology of Polymetal (W/WSiN/Poly-Si) Dual Gate CMOS for 1 Gbit DRAMs and Beyond”, IEDM, 1998, pp. 389-392.Applicant
- Nagahama, T. et al., “Wet Hydrogen Oxidation System for Metal Gate LSI's”, pp. 140-143.Applicant
- Watabayashi, H. et al., “An Ultra-Low Resistance and Therma Stable W/pn-Poly-Si Gate CMOS Technology using Si/TiN Buffer Layer”, IEDM , 1998, pp. 393-396.Applicant
- Hiura, Y. et al., “Integration Technology of Polymetal (W/WSiN/Poly-Si) Dual Gate CMOS for 1 Gbit DRAMs and Beyond”, IEDM, 1998, pp. 389-392.Applicant
- Nagahama. T. et al., “Wet Hydrogen Oxidation System for Metal Gate LSI's”, pp. 140-143.Applicant
- Lee, B. et al., “In-situ Barrier Formation for High Reliable W/barrier/poly-Si Gate Using Denudation of Wax on Polycrystalline Si”, IEDM, 1998 pp. 385389.Applicant
- Wolf et al., “Silicon Processing for the VLSI Era—vol. 1; Process Technology,” ©1986 Lattice Press, pp. 384-385 (4 pages total).Applicant