US 6,885,044 B2Grant

Arrays of nonvolatile memory cells wherein each cell has two conductive floating gates

Issue Date:2005-04-26

•30 Claims

•22 Drawing Sheets

Abstract

In a nonvolatile memory array in which each cell (110) has two floating gates (160), for any two consecutive memory cells, one source/drain region (174) of one of the cells and one source/drain region of the other one of the cells are provided by a contiguous region of the appropriate conductivity type (e.g. N type) formed in a semiconductor substrate (120). Each such contiguous region provides source/drain regions to only two of the memory cells in that column. The bitlines (180) overlie the semiconductor substrate in which the source/drain regions are formed. The bitlines are connected to the source/drain regions.

Metadata

Assignee

ProMOS Technologies, Inc.

Inventor

Yi Ding

Application Information

Application Number:US 10/632,007

Filing Date:2003-07-30

Priority Date:2003-07-30

Art Unit:2822

Patent Drawings (22 sheets)

Description

Background of the Invention

[0001] The present invention relates to nonvolatile memories.

[0002] FIGS. 1-4 illustrate a flash memory fabrication process described in van Duuren et al., “Compact poly-CMP embedded flash memory cells for one or two bit storage”, Proceedings of NVSMW 2003 (Non-Volatile Semiconductor Memory Workshop), Monterey, Calif., pages 73-74. Tunnel oxide 150, polysilicon floating gate 160, inter-poly dielectric 164, control gate 170, and a nitride cap layer 172 are fabricated in a stacked structure (“FG/CG stack”). TEOS spacers 176 are formed on both sides of the stack. Then oxide 130 is grown for the access gate.

[0003] AG (access gate) polysilicon 140 is deposited over the FG/CG stack. See FIG. 2. Polysilicon 140 is polished by chemical mechanical polishing (CMP), as shown in FIG. 3. Then polysilicon 140 is patterned using resist 173 to define the access gate, as shown in FIGS. 3 and 4. Source/drain regions 174 are formed to obtain a one-bit memory cell 102 (FIG. 4).

[0004] As noted in the Duuren et al. article, the length of access gate 140 depends on the mask alignment, “which could lead to an odd-even word line effect in arrays”.

[0005] FIG. 5 shows a two-bit memory cell 110 described in the same article. Two FG/CG stack transistors 110L, 110R share an access gate 140. According to the Duuren et al. article, the cell is fabricated with the same process as cell 102, but cell 110 is fully self-aligned and therefore not sensitive to mask misalignment.

[0006] Each bit 110L, 110R can be programmed or erased independently of the other bit. The bit can bc programmed by Fowler-Nordheim tunneling (FN) or source side injection (SSI). The Duuren et al. article states that the two bit cell has been studied “with 180 bit arrays in a virtual ground configuration”. The read, program (SSI) and erase voltages bit 110R are shown respectively in FIGS. 6, 7 and 8. In the read and program operations (FIGS. 6 and 7), the “pass” voltage for the control gate in bit 110L (6.0 V) is high enough to turn on the corresponding FG/CG transistor regardless of the state of its floating gate.

[0007] It is desirable to provide a memory array suitable for the two-bit cells.

Summary

[0008] This section summarizes some features of the invention. Other features are described in the subsequent sections. The invention is defined by the appended claims which are incorporated into this section by reference.

[0009] In some memory array embodiments of the present invention, for any two consecutive memory cells, one source/drain region of one of the cells and one source/drain region of the other one of the cells are provided by a contiguous region of the appropriate conductivity type (N type for the cells of FIG. 5) formed in the semiconductor substrate. Each such contiguous region provides source/drain regions to only two of the memory cells in that column.

[0010] The bitlines overlie the semiconductor substrate in which the source/drain regions are formed. The bitlines are connected to the source/drain regions. At least one bitline is connected to source/drain regions in two columns of the memory cells.

[0011] Other features and advantages of the invention are described below. The invention is defined by the appended claims.

Brief Description of the Drawings

[0012] FIGS. 1-8 shows vertical cross sections of prior art memory cells and intermediate structures obtained in prior art fabrication processes.

[0013] FIG. 9 is a circuit diagram of a memory array according to an embodiment of the present invention.

[0014] FIG. 10A is a top view of a memory array according to an embodiment of the present invention.

[0015] FIG. 10B is a perspective view showing some features of the memory of FIG. 10A.

[0016] FIGS. 11, 12A, 12B, 13A, 13B, 14A, 14B show vertical cross sections of integrated circuit structures according to embodiments of the present invention.

[0017] FIG. 15 is a perspective view of an integrated circuit structure according to an embodiment of the present invention.

[0018] FIGS. 16, 17, 18, 19A, 19B, 20A, 20B, 21A, 211B, 22, 23A, 23B, 24, 25, 26A, 26B, 27A, 27B, 28, 29A, 29B, 30A, 30B, 31A-3D show vertical cross sections of integrated circuit structures according to embodiments of the present invention.

[0019] FIGS. 31E, 32 are top views of integrated circuit structures according to embodiments of the present invention.

Description of Some Embodiments

[0020] The embodiments described in this section illustrate but do not limit the invention. The invention is not limited to particular materials, process steps, or dimensions. The invention is defined by the appended claims.

[0021] One embodiment of the invention will now be described on the example of the memory array of FIG. 9. In this example, the array has 4 rows and 5 columns, but any number of rows and columns can be present. FIG. 10A is a top view of the array. FIG. 10B is a perspective view. Each memory cell 110 may have the same structure is in FIG. 5, but may also have a different structure (see e.g. FIG. 30A). Each cell 110 has two FG/CG stacks per one select gate 140. Conductive select gate lines 140 and conductive control gate lines 170 run through the memory array in the Y direction (row direction). Each row includes one select gate line 140 and two control gate lines 170. The line 140 provides the select gates for that row of cells. One of the lines 170 provides the control gates for the bits 110L in that row, and the other line 170 provides the control gates for the bits 110R. Bitlines 180 (marked BL0-BL5 for rows 0-5) run in the X direction (column direction). The bitlines contact the corresponding source/drain regions 174 (“bitline regions”) in areas 174C (FIG. 10A) marked with a cross. Floating gates 160 are marked with dashed crosses in FIG. 10A. The floating gates can be completely self-aligned (i.e. defined independently of photolithographic alignment), as described below.

[0022] Substrate isolation trenches 220T run through the array in the X direction. Trenches 220T are filled with dielectric 220 (field isolation). Active areas 222 run through the array between the trenches 220T. Each active area 222 includes active areas of individual cells in one memory column. The active area of each cell consists of the cell's source/drain regions 174 and the P type channel region extending between the regions 174.

[0023] In each column, each two consecutive memory cells have their adjacent source/drain regions 174 merged into a single contiguous region (referenced by the same numeral 174). Each such region 174 provides the source/drain regions to only two of the memory cells in each column. In each column 1-4 (each column except the first column and the last column), each source/drain region 174 is connected to a source/drain region 174 of an adjacent column. The connections alternate, e.g. one source/drain region 174 in column 1 is connected to a source/drain region 174 in column 0, the next region 174 in column 1 is connected to region 174 in column 2, the next region 174 in column 1 is connected to region 174 in column 0, and so on. Bitline BL1 (column 1) is connected to those regions 174 of column 1 that are connected to column 0; bitline BL2 is connected to those regions 174 in column 1 that are connected to column 2, and so on. Bitlines BL0 and BL5 are each connected to only one column. In some embodiments, these two bitlines are shorted together.

[0024] As shown in FIG. 10A, the source/drain regions 174 of each column are separated from the source/drain regions 174 in the adjacent columns by field isolation regions 220.

[0025] Some of the figures below illustrate vertical cross sections of intermediate structures obtained during the memory fabrication. The sectional planes are indicated in FIG. 10A by lines X1-X1′, X2-X2′, Y1-Y1′, and Y2-Y2′. The line X1-X1′ runs in the X direction through floating gates 160 (through an active area 222). The line X2-X2′ runs in the X direction between the floating gates (through a trench 220T). The line Y1-Y1′ runs in the Y direction through a select gate line 140. The line Y2-Y2′ runs in the Y direction through a control gate line 170 and floating gates 160.

[0026] In one embodiment, the memory is fabricated as follows. Substrate isolation regions 220 are formed in P doped substrate 120 by shallow trench isolation technology (“STI”). See FIG. 11 (cross section Y1-Y1′). Each region 220 is a dielectric region formed in a trench 220T. Suitable STI processes are described in U.S. Pat. No. 6,355,524 issued Mar. 12, 2002 to Tuan et al.; U.S. patent application Ser. No. 10/262,785 filed Oct. 1, 2002 by Yi Ding; and U.S. patent application Ser. No. 10/266,378 filed Oct. 7, 2002 by C. Hsiao, all incorporated herein by reference. Other STI and non-STI processes are also possible. Dielectric 220 is sometimes called “STI oxide” hereinbelow because it is silicon dioxide in some embodiments. The invention is not limited to such embodiments or to silicon integrated circuits.

[0027] Substrate isolation regions are also formed in the memory peripheral area (not shown in FIG. 11). The peripheral area contains circuitry needed to access the memory, and may also contain unrelated circuitry (the memory may be embedded into a larger system).

[0028] As shown in FIG. 11, oxide 220 protrudes above the substrate 120. The protruding portions are shown at 220P. An exemplary thickness of portions 220P is 0.12 μm for a 0.18 μm fabrication process (a process with a 0.18 μm minimum line width). The exemplary dimensions given in this section assume a 0.18 μm fabrication process unless mentioned otherwise.

[0029] Dopant is implanted into substrate 120 to form an N type region 604 underlying the memory array. Dopant is also implanted into the substrate around the array to form a surrounding N type region (not shown) extending from the top surface of substrate 120 down to region 604. These implants create a fully isolated P well 120W for the memory array. Region 604 is not shown in the subsequent drawings, and the P well 120W is shown simply as substrate 120.

[0030] Ion implantation steps (“Vt adjust implants”) may be performed into the active areas of substrate 120 to adjust the transistor threshold voltages as needed. One such implant is an N type implant (e.g. arsenic) performed into the array to reduce the threshold voltage of the select gate transistors. This implant creates a counterdoped region 230 at the surface of substrate 120. Region 230 may remain type P, but the net P type dopant concentration in this region is reduced.

[0031] Silicon dioxide 130 (FIG. 12A, cross section Y1-Y1′, and FIG. 12B, periphery) is thermally grown on the exposed areas of substrate 120 to provide gate dielectric for the select gates of the memory array and for the peripheral transistors. An exemplary thickness of oxide 130 in the array area is 120 Å. Generally, the oxide thickness depends on the maximum voltage that the oxide 130 is designed to sustain during the memory operation. Oxide 130 can be nitrided when it is being grown, or after it has been grown, to impede boron diffusion from floating gates 160 into substrate 120.

[0032] In the example shown in FIG. 12B, the peripheral area includes a high voltage transistor area 512H and a low voltage transistor area 512L. Oxide 130 is grown thermally to a thickness of 60 Å over the entire wafer. This oxide is removed from the low voltage area 512L by a masked etch. The wafer is re-oxidized to re-grow silicon dioxide in area 512L to a thickness of 60 Å. The oxide thickness in the memory array area and in high voltage area 512H increases from 60 Å to 120 Å during this step.

[0033] Thus, oxide 130 in the array area and oxide 130 in the high voltage peripheral area 512H is formed simultaneously in these two oxidation steps. All of oxide 130 in area 512L and part of the oxide 130 in the array area and area 512H are formed simultaneously in the second oxidation step.

[0034] As shown in FIG. 13A (cross section Y1-Y1′) and FIG. 13B (periphery), intrinsic polysilicon layer 140 is formed over the structure by a conformal deposition process (e.g. low pressure chemical vapor deposition, “LPCVD”). Polysilicon 140 fills the spaces between the oxide protrusions 220P in the memory array area. The top polysilicon surface is planar because the polysilicon portions deposited on the sidewalls of protrusions 220P meet together.

[0035] FIG. 13B may represent either the low voltage or the high voltage transistor area. In some embodiments, there are more than two peripheral areas with different gate oxide thicknesses, and FIG. 13B may represent any of these areas.

[0036] Polysilicon 140 covers the regions 120i (FIG. 13B) at the interface between substrate 120 and field oxide 220 in the peripheral area. Polysilicon 140 will protect the oxide 220 in this area to prevent formation of grooves (“divots”) during subsequent processing. Polysilicon 140 will be used to form the peripheral transistor gates. The grooving in regions 120i under the transistor gates is undesirable because it degrades the transistor characteristics.

[0037] Layer 140 can also be formed by non-conformal deposition processes, whether known or to be invented. If the top surface of polysilicon 140 is not planar, it is believed that the polysilicon 140 can be planarized using known techniques (e.g. CMP, or spinning a photoresist layer over the polysilicon 140 and then simultaneously etching the resist and the polysilicon at equal etch rates until all of the photoresist is removed). The bottom surface of polysilicon 140 is non-planar as it goes up and down over the oxide protrusions 220P.

[0038] An exemplary final thickness of polysilicon 140 is 0.16 μm over the active areas.

[0039] The peripheral area is masked, and polysilicon 140 is doped P+in the array area. Polysilicon 140 remains undoped (“INTR”, i.e. intrinsic) in the periphery. The peripheral transistor gates will be doped later, with the NMOS gates doped N+ and the PMOS gates P+, to fabricate surface channel transistors in the periphery with appropriate threshold voltages. The invention is not limited to the surface channel transistors or any peripheral processing. In particular, entire polysilicon 140 can be doped N+ or P+ after the deposition or in situ.

[0040] Silicon dioxide 810 is deposited on polysilicon 140, by CVD (TEOS) or some other process, to an exemplary thickness of 1500 Å. Layer 810 can also be silicon nitride, silicon oxynitride (SiON), or some other material. Layer 810 is sufficiently thick to withstand subsequent oxide etches (and in particular the etch of STI oxide 220 described below in connection with FIG. 20A) and to protect the select gates 140 from counterdoping during subsequent doping steps.

[0041] In some embodiments, the top surface of polysilicon 140 and/or oxide 810 is not planar.

[0042] The wafer is coated with a photoresist layer 820. See FIG. 14A, cross section X1-X1′, and FIG. 14B, periphery. (FIG. 14B shows only the active area, not the field oxide 220.) Resist 820 is patterned to define the select gate lines 140. The peripheral area is covered by the resist. The memory array geometry is not sensitive to a misalignment between mask 820 and the mask defining the isolation trenches 220T (FIGS. 10A, 10B) except possibly at the boundary of the memory array.

[0043] Silicon dioxide 810 is etched through the resist openings. The resist is removed, and polysilicon 140 is etched away where exposed by oxide 810. Then the exposed oxide 130 is removed. (In an alternative embodiment, the resist 820 is removed after the etch of polysilicon 140 and/or oxide 130.) The select gate lines are formed as a result. Each select gate 140 will control the conductivity of the underlying portion of the cell's channel region in substrate 120. FIG. 15 is a perspective view of the resulting structure in the array area.

[0044] The etch of polysilicon 140 can be a perfectly anisotropic vertical etch. Alternatively, the etch can have a horizontal component to reduce the width Ls (FIG. 14A) of select gate lines 140 (the width Ls is the channel length of the select gate transistor). In one embodiment, a perfectly vertical etch is performed first to remove the exposed portions of layer 140, and then an isotropic etch is performed to reduce the width Ls.

[0045] In another embodiment, one or more etching steps are performed as described above to form the lines 140. Then the sidewalls of lines 140 are oxidized. Substrate 120 is also oxidized in this step. The select gate line width Ls is reduced as a result. Then the oxide is removed.

[0046] The width Ls can also be reduced by a horizontal etch of layer 810. E.g., if layer 810 is SiON, a dry etch having a horizontal component can be used to pattern this layer.

[0047] In another embodiment, the sidewalls of the select gate lines are reacted with some material other than oxygen, with a reaction product forming on the sidewalls. The reaction product is then removed.

[0048] The lines 140 can thus be more narrow than the minimal photolithographic line width. The memory packing density is therefore increased.

[0049] As shown in FIG. 16 (cross section X1-X1′), the structure is oxidized to grow silicon dioxide 150 on substrate 120 and the sidewall surfaces of polysilicon gates 140 in the array area. Oxide 150 will serve as tunnel oxide on substrate 120, and will provide sidewall insulation for the select gates. The oxide thickness depends on the dopants and dopant concentrations. In some embodiments, oxide 150 is 60 Å to 100 Å thick on substrate 120, and is 300 Å thick on the select gate sidewalls. The peripheral area is covered by oxide 810 (FIG. 13B), and remains substantially unchanged during this step. Oxide 150 can be nitrided to prevent boron diffusion from floating gates 160 into substrate 120 if the floating gates will be doped with boron. In the embodiment being described, the floating gates will be doped P+ to improve the data retention time. (The data retention is improved because the P+ doped polysilicon is a high work function material. See U.S. Pat. No. 6,518,618 issued Feb. 11, 2003 to Fazio et al. and incorporated herein by reference.)

[0050] If desired, an additional Vt adjust implant can be performed into the array to adjust the threshold voltage of the floating gate transistors (FG/CG transistors). This implant can be performed either before or after the formation of oxide 150. In one embodiment, the implant is performed after the etch of polysilicon 140 to define the select gates (FIG. 14A) before the removal of oxide 130 from the FG/CG channel areas. The floating gate transistors can be either enhancement or depletion mode transistors.

[0051] Floating gate polysilicon 160 (FIG. 17, cross section X1-X1′) is deposited over the structure, by LPCVD for example, and is doped P+ during or after the deposition. Polysilicon 160 is sufficiently thick to ensure that its top surface is at least as high throughout the wafer as the top surface of oxide 810. In the embodiment of FIG. 17, the top surface of layer 160 is planar due to a conformal deposition to a thickness larger than half the distance between the adjacent select gate lines 140. In one embodiment, the distance between select gate lines 140 is 0.8 μm, and the polysilicon 160 is more than 0.4 μm thick.

[0052] If the top surface of polysilicon 160 is not planar, it is planarized by CMP or a suitable etch.

[0053] After planarization (if needed), layer 160 is etched down without a mask. The etch end point is when STI oxide 220 becomes exposed. FIG. 18 (cross section X1-X1′) shows an intermediate stage in this etch, when oxide 810 becomes exposed. At this stage, layer 160 has been removed from the periphery, so the periphery becomes as in FIG. 13B. The etch endpoint can be the exposure of oxide 220. The endpoint is well defined if the layer 810 is SiON or silicon nitride, but it is also possible to detect the exposure of oxide 220 if layer 810 is silicon dioxide. Alternatively, the etch can be programmed as a timed etch continuing for a predetermined time after the exposure of layer 810.

[0054] FIGS. 19A (cross section X1-X1′) and 19B (cross section Y2-Y2′) show the array area at the end of the polysilicon etch. The polysilicon has been removed from the top surface of oxide 220. In some embodiments, the final thickness of layer 160 is 1200 Å. The etch is selective to oxide 810.

[0055] Optionally, a timed etch of oxide 220 is performed to recess the top surface of oxide 220 below the surface of polysilicon 160. See FIG. 20A (cross section Y2-Y2′) and FIG. 20B (perspective view of the array). This etch will improve the capacitive coupling between the floating and control gates. See the aforementioned U.S. Pat. No. 6,355,524. In the embodiment of FIGS. 20A, 20B, the oxide 220 continues to protrude above the top surface of substrate 120 by about 0.10 μm. In other embodiments, the oxide 220 does not protrude above the substrate after the etch (the top surface of layer 220 is level with the top surface of the substrate after the oxide etch).

[0056] As mentioned above, layer 810 is sufficiently thick to withstand this etch.

[0057] ONO layer 164 (FIG. 21A, cross section X1-X1′, and FIG. 21B, periphery) is formed over the structure. Control gate polysilicon layer 170 is deposited on ONO 164 and is doped during or after the deposition. This layer is doped N+ in the embodiment being described, P+ in other embodiments. This may also be a metal or metal silicide layer, or some other conductive material.

[0058] The top surface of polysilicon 170 is not planar in the array area. Layer 170 has protrusions 170.1 over the select gate lines 140. Cavities 170C form in layer 170 between protrusions 170.1 over the future positions of bitline regions 174. The protrusions 170.1 will be used to define the overlap between the floating and control gates without additional dependence on photolithographic alignment.

[0059] As shown in FIG. 22 (cross section X1-X1′), a layer 1710 is deposited over the structure and etched without a mask to expose the polysilicon 170. Layer 1710 fills the cavities 170C. When layer 1710 is etched in the array area, layer 1710 is removed in the periphery, so the periphery becomes as in FIG. 21B. In one embodiment, layer 1710 is silicon nitride deposited to have a planar top surface or planarized during the etch.

[0060] Polysilicon 170 is etched without a mask. See FIGS. 23A (cross section X1-X1′) and 23B (periphery). This etch attacks the polysilicon portions 170.1 and exposes ONO 164. Polysilicon layer 170 becomes broken over the select gate lines 140. In other words, the polysilicon etch creates a gap 170G (a through hole) in polysilicon layer 170 over each select gate line 140. In the embodiment of FIG. 23A, the etch endpoint is the exposure of ONO 164. In other embodiments, the etch continues after the exposure of ONO 164. In either case, at the conclusion of the polysilicon etch, polysilicon 170 is exposed near the select gates 140 but some of polysilicon 170 is covered by nitride 1710. The width W1 of the exposed portions of polysilicon layer 170 adjacent to gaps 170G will define the width of the control and floating gates in a self-aligned manner as illustrated below.

[0061] In some embodiments, the minimum thickness of polysilicon 170 (near the gaps 170G) is 0.18 μm, and the width W1 is also 0.18 μm.

[0062] In the embodiment of FIG. 23A, the etch of polysilicon 170 is selective to nitride 1710. In other embodiments, the etch is not selective to the nitride, and nitride 1710 is etched at the same rate as the polysilicon. The etch can stop on the top oxide sub-layer of ONO 164. The etch can be replaced with CMP. In some embodiments, the etch or the CMP removes some or all of ONO 164 above the select gates 140 and exposes the oxide 810. In either case, at the conclusion of the etch or the CMP process, polysilicon 170 is exposed near the select gates 140 but some of polysilicon 170 is covered by nitride 1710. The width W1 of the exposed polysilicon portions will define the width of the control and floating gates as illustrated below.

[0063] A protective layer 1910 (FIG. 24, cross section X1-X1′) is formed adjacent to gaps 170G to protect the polysilicon 170 near the select gates 140. In one embodiment, layer 1910 is silicon dioxide formed by thermal oxidation of layer 170. An exemplary thickness of oxide 1910 is 500 Å. Layer 1910 can also be a conductive metal silicide formed selectively on polysilicon 170 by a salicide (self-aligned silicidation) technique. In another embodiment, layer 1910 is deposited over the whole wafer and then removed by CMP from the top surface of layer 1710. See U.S. patent application Ser. No. 10/393,212 filed Mar. 19, 2003 by Yi Ding and incorporated herein by reference.

[0064] Nitride 1710 is removed (by a wet etch for example) selectively to oxide 1910. The resulting structure is shown in FIG. 25 (cross section X1-X1′). The periphery remains as in FIG. 23B.

[0065] Polysilicon 170, ONO 164, and polysilicon 160 are etched with oxide 1910 as a mask. The resulting structure is shown in FIG. 26A (cross section X1-X1′) and FIG. 26B (periphery). In some embodiments, the polysilicon etch of layers 170, 160 is anisotropic, and the etch of ONO 164 is isotropic or anisotropic. The ONO etch may remove the ONO 164 over the select gates 140 and may also remove portions of oxide 1910 and/or oxide 810.

[0066] In each FG/CG stack, the floating gate 160 together with control gate 170 control the underlying portion of the cell's channel region.

[0067] A photoresist layer (not shown) is formed over the wafer and patterned to cover the array but expose the entire periphery. Then oxide 810 (FIG. 26B) is etched away from the peripheral area.

[0068] The resist covering the array is removed, and another photoresist layer (not shown) is formed to cover the array and define the peripheral transistor gates. Polysilicon 140 is etched away where exposed by this resist.

[0069] The resist is removed. The wafer is coated with a photoresist layer 2720 (FIG. 27B, periphery). The resist is patterned to expose the entire array area (FIG. 27A, cross section X1-X1′) and also to expose the peripheral NMOS transistor regions. FIG. 27B shows a peripheral NMOS transistor region 512N with a P well 2724P, and a peripheral PMOS transistor region 512P with an N well 2724N. These wells were defined before formation of oxide 130. There can be many regions 512N, 512P in the integrated circuit. Resist 2720 covers the PMOS transistor regions 512P. An N type implant (N−) is performed to form the LDD (lightly doped drain) extensions for peripheral NMOS source/drain regions 2730N (FIG. 27B). This implant also dopes the NMOS gates 140 in the periphery. In addition, the implant dopes bitline regions 174 (FIG. 27A).

[0070] In some embodiments, the memory array is not exposed by resist 2720, and no doping is performed in the bitline regions at this step.

[0071] Resist 2720 is removed, and another photoresist layer 2820 (FIG. 28, periphery) is formed to cover the NMOS peripheral transistor regions 512N and the memory array. A P type implant (P−) is performed to form the LDD extensions for PMOS source/drain regions 2730P and to dope the peripheral PMOS transistor gates.

[0072] Resist 2820 is removed. A thin silicon dioxide layer 2904 (see FIG. 29A, cross section X1-X1′, and FIG. 29B, periphery) is grown on the exposed silicon surfaces of layers 140, 160, 170 by a rapid thermal oxidation process (RTO). Alternative techniques can also be used such as chemical vapor deposition (e.g. TEOS CVD), a high temperature oxide process (HTO), or other suitable techniques, known or to be invented. These techniques may form the oxide 2904 over the entire structure and not only on the silicon surfaces. An exemplary thickness of oxide 2904 is 100 Å.

[0073] A silicon nitride layer 2910 is deposited to an exemplary thickness of 500 Å to 800 Å. Layer 2910 is etched anisotropically without a mask to form sidewall spacers over the gate structures. The etch of nitride 2910 may remove some of oxide 810 in the array area (FIG. 29A). If oxide 2904 was deposited over the entire structure (by TEOS CVD or HTO for example), oxide 2904 will help protect the substrate 120 during the nitride etch.

[0074] Then N+ and P+ implants are performed to create source/drain structures for the peripheral transistors and the bitline regions 174. More particularly, the peripheral PMOS transistor area 512P is masked with resist (not shown), and an N+ implant is performed to create the source/drain structures for bitline regions 174 and the peripheral NMOS transistors and increase the dopant concentration in the peripheral NMOS gates 140. The floating, control and select gates and the overlying layers mask this implant so no additional masking in the array area is needed.

[0075] The resist is removed. The array and the peripheral NMOS transistor regions 512N are masked with a resist (not shown), and a P+ implant is performed to create the source/drain structures for the peripheral PMOS transistors and increase the dopant concentration in the PMOS transistor gates 140.

[0076] The resist is removed. A silicon dioxide etch is performed to remove the oxide 1910 and expose the control gate lines 170 (FIG. 30A, cross section X1-X1′). This etch also removes the exposed portions of oxide 150 over bitline regions 174 in the array area, the exposed oxide 130 over source/drain regions 2730N, 2730P in the periphery (see FIG. 30B), and the oxide 2904 over the peripheral transistor gates.

[0077] A conductive metal silicide layer 2920 is formed by a self-aligned silicidation (salicide) process on the exposed silicon surfaces of control gate lines 170, bitline regions 174, peripheral transistor gates 140 and peripheral source/drain regions 2730N, 2730P. The salicide process involves depositing a metal layer, heating the structure to react the metal with the silicon, and removing the unreacted metal. This can be followed by an anneal or any other suitable processing, known or to be invented, to improve the silicide properties (e.g. increase its conductivity). Titanium, cobalt, nickel, and other conductive materials, known or to be invented, can be used for the metal layer. Non-salicide selective deposition techniques, known or to be invented, that selectively form a conductive layer 2920 on the exposed silicon but not on a non-silicon surface, can also be used. Silicide 2920 has a lower resistivity and a lower sheet resistance than polysilicon 170.

[0078] As noted above in connection with FIG. 24, layer 1910 can be a conductive metal silicide formed by a salicide process. In this case, layer 1910 does not have to be removed. The silicidation process of FIG. 30A will silicide the bitline regions 174, the peripheral gates 140 and the peripheral source/drain regions 2730.

[0079] As shown in FIG. 31A (cross section X1-X1′), FIG. 31B (array boundary or an array gap without floating gates), and FIGS. 31C and 31D (periphery), inter-level dielectric 3204 is deposited over the wafer. FIG. 31C shows only an NMOS transistor region, but the PMOS regions are similar. Contact openings are etched in dielectric 3204 to expose the silicided surfaces of bitline regions 174 (FIG. 31A), control gates 170 (FIG. 31B), peripheral source/drain regions 2730N and 2730P (FIGS. 30B, 31C), and peripheral gates 140 (FIG. 31D). The silicide 2920 protects the bitline regions 174 and the source/drain regions 2730 during this etch. A conductive layer 3210 (e.g. metal) is deposited and patterned to contact the silicided regions. The figures also show an optional metal layer 3220 (e.g. tungsten) used to fill the contact openings before the deposition of layer 3210.

[0080] In the embodiment of FIG. 31A, metal 3210 is used to form jumpers between the adjacent bitline regions 174 connected together (see FIG. 9). Then another dielectric layer 3230 (not shown in FIGS. 31B-31D) is deposited, contact openings are etched in this layer to jumpers 3210, and another metal layer 3240 is deposited on top and patterned to form the bitlines 180. The bitlines contact the bitline regions 174 through the jumpers made from metal 3210. The openings in layer 3240 are filled with optional tungsten plugs 3250 before the metal 3240 is deposited.

[0081] FIG. 31E (top view) shows an extension of a peripheral transistor gate 140 over STI oxide 220. The extension can be made to form a contact to the gate or for some other reason (e.g. to connect the gate to other features). The region 120i at the interface between the substrate 120 and field oxide 220 is protected from the divot formation because the gate is formed using the first polysilicon layer 140. See also FIG. 13B. The transistor of FIG. 31E can be a high voltage transistor (in area 512H in FIG. 12B) or a low voltage transistor (in area 512L).

[0082] In FIG. 30A, the width of select gate 140 is shown as Ls, and the width of each of floating gates 160 is shown as Lf. The floating gate width Lf is defined by the parameter W1 (FIG. 23A) in a self-aligned manner, so Lf can be smaller than the minimal photolithographic line width. Ls can also be smaller than the minimal photolithographic line width as explained above in connection with FIG. 14A. Ls can be smaller than Lf, or can be equal to or larger than Lf.

[0083] In each bit of the memory cell, ONO layer 164 forms a continuous feature overlying the respective floating gate and overlaying a sidewall of select gate line 140. This feature extends the whole length of the select gate line 140 (in the Y direction). Control gate 170 overlies the continuous feature of ONO 164. The portion of ONO 164 overlaying the sidewall of select gate line 140 separates the control gate 170 from the select gate 140.

[0084] Other details of the memory fabrication process for one embodiment are given in U.S. patent application Ser. No. 10/393,212 “NONVOLATILE MEMORIES AND METHODS OF FABRICATION” filed Mar. 19, 2003 by Yi Ding and incorporated herein by reference.

[0085] FIG. 32 shows an alternative layout of the array. Here the connection between the source/drain regions 174 in the adjacent columns is done through the substrate 120. Each contiguous N+ type region 174 provides two source/drain regions for one of the two adjacent columns and also provides two source/drain regions 174 for the other one of the adjacent columns. In the first and last rows of the array, each region 174 provides one source/drain region for each of the two adjacent columns. Jumpers made from layer 3210 of FIG. 31A are unnecessary. Layer 3210 can be used to form the bitlines 180. The number of bitline contact openings 174C can be reduced, because only one contact is needed for each pair of source/drain regions 174 that are shorted together. Other layouts are also possible.

[0086] In some embodiments, the memory cells are read, programmed and erased using the same voltages and mechanisms as the cell of FIG. 5. The programming is done by channel hot electro ejection (CHIE) or Fowler-Nordheim tunneling. The voltages can be as in FIGS. 6-8. Other exemplary voltages are shown in the following Table 1:

[0087]

	TABLE 1

	Read	Program (CHEI)	Erase


Select gate 140
Selected row:	2.5 V	1.5 V	2 V
Unselected row:	0 V	0 V	0 V
Control gate 170
Selected row:	1.5 V to 2 V	9 V to 10 V	−9 V to −10 V
Selected bit
(Left or Right):
Unselected bit:	7 V to 7.5 V	7 V to 7.5 V	0 V
Unselected row:	0 V	0 V	0 V
Bitline 180
Selected column:
Selected bit:	1.5 V	4.5 V to 5 V	Floating
Unselected bit	0 V	0 V	0 V
Unselected column:	0 V	0 V	0 V
Substrate 120:	0 V	0 V	7 V to 8 V

[0088] The erase operation is through the channel region in substrate 120 (bulk erase). In other embodiments, the memory is erased through a source/drain region 174. The programming can be performed by Fowler-Nordheim tunneling. In some embodiments, the programming is performed by an electron transfer between floating gate 160 and select gate 140.

[0089] The invention is not limited to any particular read, erase or programming techniques, or to particular voltages. For example, the memory can be powered by multiple power supply voltages. Floating gates 160 can be defined using a masked etch, and can extend over sidewalls of select gate lines 140. See U.S. patent application Ser. No. 10/411,813 filed by Yi Ding on Apr. 10, 2003 and incorporated herein by reference. Select gates 140 and/or floating gates 160 may be doped N+, and/or may include non-semiconductor materials (e.g. metal silicide). The invention is not limited to the arrays of FIG. 9. Also, substrate isolation regions 220 do not have to traverse the entire array. The invention is applicable to non-flash memories (e.g. non-flash EEPROMs) and to multilevel memory cells (such a cell can store multiple bits of information in each floating gate). Other embodiments and variations are within the scope of the invention, as defined by the appended claims.

Claims

1. An array of nonvolatile memory cells, each cell comprising a first conductive gate, two conductive floating gates, and two source/drain regions, the source/drain regions being regions of a first conductivity type in a semiconductor substrate;

wherein in each row of the array, all the first conductive gates are connected together;

wherein in each column of the array, for any two consecutive memory cells, one source/drain region of one of the cells and one source/drain region of the other one of the cells are provided by a contiguous region of the first conductivity type in the semiconductor substrate, each contiguous region providing source/drain regions to only two of the memory cells in said column of the memory cells;

wherein the array also comprises a plurality of bitlines overlying the semiconductor substrate, each bitline being connected to the source/drain regions of a plurality of the memory cells of a column of the array.

2. The array of claim 1 wherein at least one bitline is connected to one source/drain region of each memory cell in two columns of the memory cells.

3. The array of claim 2 wherein in said two columns of the memory cells, the source/drain regions of one of the columns are separated from the source/drain regions of the other one of the columns by field isolation regions in the semiconductor substrate.

4. The array of claim 1 wherein in at least two columns of the memory cells, at least one contiguous region provides exactly two source/drain regions for one of the columns and exactly two source/drain regions in the other one of the columns.

5. The array of claim 1 wherein each memory cell has one of its source/drain regions connected to one of the bitlines, and the other one of its source/drain regions connected to another one of the bitlines.

6. The array of claim 1 wherein each memory cell also comprises two second conductive gates, and in each row one second conductive gate of each memory cell is connected to one second conductive gate of every other memory cell in that row.

7. The array of claim 6 wherein:

the first conductive gates in each row are provided by a first conductive line formed over the semiconductor substrate; and

for each row, the array has two second conductive lines over the semiconductor substrate, each of the second conductive lines providing one second conductive gate to each memory cell in the row.

8. A method for manufacturing an integrated circuit comprising an array of nonvolatile memory cells, the method comprising:

for each memory cell, forming a first conductive gate, two conductive floating gates, and two source/drain regions, the source/drain regions being regions of a first conductivity type in a semiconductor substrate;

wherein in each row of the array, all the first conductive gates are connected together;

wherein the method further comprises forming a plurality of bitlines over the semiconductor substrate, each bitline being connected to the source/drain regions of a plurality of the memory cells of a column of the array.

9. The method of claim 8 wherein at least one bitline is connected to one source/drain region of each memory cell in two columns of the memory cells.

10. The method of claim 9 wherein in said two columns of the memory cells, the source/drain regions of one of the columns are separated from the source/drain regions of the other one of the columns by field isolation regions in the semiconductor substrate.

11. The method of claim 8 wherein in at least two columns of the memory cells, at least one contiguous region provides exactly two source/drain regions for one of the columns and exactly two source/drain regions in the other one of the columns.

12. The method of claim 8 wherein each memory cell has one of its source/drain regions connected to one of the bitlines, and the other one of its source/drain regions connected to another one of the bitlines.

13. The method of claim 8 wherein each memory cell also comprises two second conductive gates, and in each row one second conductive gate of each memory cell is connected to one second conductive gate of every other memory cell in that row.

14. The method of claim 13 wherein:

the first conductive gates in each row are provided by a first conductive line formed over the semiconductor substrate; and

for each row, the array has two second conductive lines over the semiconductor substrate, each of the second conductive lines providing one second conductive gate to each memory cell in the row.

15. The array of claim 1 wherein:

each memory cell comprises an active area in the semiconductor substrate, the active area comprising two source/drain regions of the memory cell and a channel region of the memory cell, the channel region extending between the two source/drain regions; and

the array further comprises one or more field isolation regions which are dielectric regions extending below a top surface of the semiconductor substrate, each field isolation region extending through the array between the active areas of the memory cells of one of the columns and the active areas of the memory cells of another one of the columns.

16. The array of claim 15 wherein the active areas of the memory cells of each column are part of a contiguous active area of the semiconductor substrate.

17. The array of claim 1 wherein each memory cell comprises a channel region extending between two source/drain regions of the memory cell in a column direction, the channel region being a region the semiconductor substrate.

18. The array of claim 17 wherein in each memory cell, the first conductive gate controls a conductivity of a portion of the channel region, and the floating gates are positioned laterally on opposite sides of the first conductive gate.

19. The method of claim 8 wherein:

the method further comprises forming one or more field isolation regions which are dielectric regions extending below a top surface of the semiconductor substrate, each field isolation region extending through the array between the active areas of the memory cells of one of the columns and the active areas of the memory cells of another one of the columns.

20. The method of claim 19 wherein the active areas of the memory cells of each column are part of a contiguous active area of the semiconductor substrate.

21. The method of claim 8 wherein each memory cell comprises a channel region extending between two source/drain regions of the memory cell in a column direction, the channel region being a region the semiconductor substrate.

22. The method of claim 21 wherein in each memory cell, the first conductive gate controls a conductivity of a portion of the channel region, and the floating gates are positioned laterally on opposite sides of the first conductive gate.

23. An array of nonvolatile memory cells, each cell comprising a first conductive gate, two conductive floating gates, and two source/drain regions, the source/drain regions being regions of a first conductivity type in a semiconductor substrate;

wherein in each row of the array, all the first conductive gates are connected together;

wherein each memory cell comprises an active area in the semiconductor substrate, the active area comprising two source/drain regions of the memory cell and a channel region of the memory cell, the channel region extending between the two source/drain regions; and

wherein the array further comprises one or more field isolation regions which are dielectric regions extending below a top surface of the semiconductor substrate, each field isolation region extending through the array between the active areas of the memory cells of one of the columns and the active areas of the memory cells of another one of the columns.

24. The array of claim 23 wherein the active areas of the memory cells of each column are part of a contiguous active area of the semiconductor substrate.

25. The array of claim 23 wherein each memory cell comprises a channel region extending between two source/drain regions of the memory cell in a column direction, the channel region being a region the semiconductor substrate.

26. The array of claim 23 wherein in each memory cell, the first conductive gate controls a conductivity of a portion of the channel region, and the floating gates are positioned laterally on opposite sides of the first conductive gate.

27. A method for manufacturing an integrated circuit comprising an array of nonvolatile memory cells, the method comprising:

wherein in each row of the array, all the first conductive gates are connected together;

wherein the method further comprises forming one or more field isolation regions which are dielectric regions extending below a top surface of the semiconductor substrate, each field isolation region extending through the array between the active areas of the memory cells of one of the columns and the active areas of the memory cells of another one of the columns.

28. The method of claim 27 wherein the active areas of the memory cells of each column are part of a contiguous active area of the semiconductor substrate.

29. The method of claim 27 wherein each memory cell comprises a channel region extending between two source/drain regions of the memory cell in a column direction, the channel region being a region the semiconductor substrate.

30. The method of claim 27 wherein in each memory cell, the first conductive gate controls a conductivity of a portion of the channel region, and the floating gates are positioned laterally on opposite sides of the first conductive gate.

Patent Citations (44)

Patent	Date	Inventor	Cited By
US5402371(A)	1995-03-01	Ono	Applicant
US5512504(A)	1996-04-01	Wolstenholme et al.	Examiner
US5668757(A)	1997-09-01	Jeng	Applicant
US5793086(A)	1998-08-01	Ghio et al.	Examiner
US5856943(A)	1999-01-01	Jenq	Applicant
US5901084(A)	1999-05-01	Ohnakado	Applicant
US5912843(A)	1999-06-01	Jeng	Applicant
US6057575(A)	2000-05-01	Jenq	Applicant
US6130129(A)	2000-10-01	Chen	Applicant
US6134144(A)	2000-10-01	Lin et al.	Applicant
US6162682(A)	2000-12-01	Kleine	Applicant
US6171909(B1)	2001-01-01	Ding et al.	Applicant
US6200856(B1)	2001-03-01	Chen	Applicant
US6214669(B1)	2001-04-01	Hisamune	Applicant
US6218689(B1)	2001-04-01	Chang et al.	Applicant
US6232185(B1)	2001-05-01	Wang	Applicant
US6261903(B1)	2001-07-01	Chang et al.	Applicant
US6265739(B1)	2001-07-01	Yaegashi et al.	Applicant
US6266278(B1)	2001-07-01	Harari et al.	Applicant
US6326661(B1)	2001-12-01	Dormans et al.	Applicant
US6344993(B1)	2002-02-01	Harari et al.	Applicant
US6355524(B1)	2002-03-01	Tuan et al.	Applicant
US6365457(B1)	2002-04-01	Choi	Applicant
US6414872(B1)	2002-07-01	Bergemont et al.	Applicant
US6420231(B1)	2002-07-01	Harari et al.	Applicant
US6436764(B1)	2002-08-01	Hsieh	Applicant
US6437360(B1)	2002-08-01	Cho et al.	Applicant
US6438036(B1)	2002-08-01	Seki et al.	Applicant
US6468865(B1)	2002-10-01	Yang et al.	Applicant
US6486023(B1)	2002-11-01	Nagata	Applicant
US6518618(B1)	2003-02-01	Fazio et al.	Applicant
US6541324(B1)	2003-04-01	Wang	Applicant
US6541829(B1)	2003-04-01	Nishinohara et al.	Applicant
US6747310(B1)	2004-06-01	Fan et al.	Applicant
US20020064071(A1)	2002-05-01	Takahashi et al.	Applicant
US20020142546(A1)	2002-10-01	Kouznetsov	Examiner
US20020197888(A1)	2002-12-01	Huang et al.	Applicant
US20030205776(A1)	2003-11-01	Yaegashi et al.	Applicant
US20030218908(A1)	2003-11-01	Park et al.	Examiner
US20040004863(A1)	2004-01-01	Wang	Examiner
US20040047203(A1)	2004-03-01	Lee et al.	Examiner
US20040185615(A1)	2004-09-01	Ding	Examiner
US20040191986(A1)	2004-09-01	Chung et al.	Examiner
EP938098(A2)	1999-08-01		Examiner

Non-Patent Literature (26)

U.S. Appl. No. 10/798,475, entitled “Fabrication of Conductive Lines Interconnecting Conductive Gates in Nonvolatile Memories and Non-Volatile Memory Structures,” filed Mar. 10, 2004.Applicant
U.S. Appl. No. 10/797,972, entitled “Fabrication of Conductive Lines Interconnecting First Conductive Gates in Nonvolatile Memories Having Second Conductive Gates Provided By Conductive Gates Lines, Wherein The Adjacent Conductive Gates Lines For The Adjacent Columns Are Spaced From Each Other, And Non-Volatile Memory Structures,” filed Mar. 10, 2004.Applicant
U.S. Appl. No. 10/440,466, entitled “Fabrication Of Conductive Gates For Nonvolatile Memories From Layers With Protruding Portions,” filed May 16, 2003.Applicant
U.S. Appl. No. 10/440,005, entitled “Fabrication of Dielectric On A Gate Surface To Insulate The Gate From Another Element Of An Integrated Circuit,” filed May 16, 2003.Applicant
U.S. Appl. No. 10/440,508, entitled “Fabrication Of Gate Dielectric In Nonvolatile Memories Having Select, Floating And Control Gates,” filed May 16, 2003.Applicant
U.S. Appl. No. 10/440,500, entitled “Integrated Circuits With Openings that Allow Electrical Contact To Conductive Features Self-Aligned Edges,” filed May 16, 2003.Applicant
U.S. Appl. No. 10/393,212, entitled “Nonvolatile Memories And Methods Of Fabrication,” filed Mar. 19, 2003.Applicant
U.S. Appl. No. 10/411,813, entitled “Nonvolatile Memories With A Floating Gate Having An Upward Protrusion,” filed Apr. 10, 2003.Applicant
U.S. Appl. No. 10/393,202, entitled “Fabrication of Integrated Circuits Elements In Strucutures With Protruding Features,” filed Mar. 19, 2003.Applicant
U.S. Appl. No. 10/631,941, entitled “Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate,” filed Jul. 30, 2003.Applicant
U.S. Appl. No. 10/632,155, entitled “Nonvolatile Memory Cells With Buried Channel Transistors,” filed Jul. 30, 2003.Applicant
U.S. Appl. No. 10/631,452, entitled “Fabrication Of Dielectric For a Nonvolatile Memory Cell Having Multiple Floating Gates,” filed Jul. 30, 2003.Applicant
U.S. Appl. No. 10/632,154, entitled “Fabrication Of Gate Dielectric In Nonvolatile Memories In Which A Memory Cell Has Multiple Floating Gates,” filed Jul. 30, 2003.Applicant
U.S. Appl. No. 10/631,552, entitled “Nonvolatile Memories And Methods Of Fabrication,” filed Jul. 30, 2003.Applicant
U.S. Appl. No. 10/632,186, entitled “Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate And Having Upward Protrusions,” filed Jul. 30, 2003.Applicant
Shirota, Riichiro “A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend,” Feb. 2000, Nonvolatile Memory Workshop in Monterey, California, pp. 22-31.Applicant
Naruke, K.; Yamada, S.; Obi, E.; Taguchi, S.; and Wada, M. “A New Flash-Erase EEPROM Cell with A Sidewall Select-Gate On Its Source Side,” 1989 IEEE, pp. 604-606.Applicant
Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. “A Novel High-Speed, 5-Volt Programming EPROM Structure With Source-Side Injection,” 1986 IEEE, 584-587.Applicant
Mizutani, Yoshihisa; and Makita, Koji “A New EPROM Cell With A Sidewall Floating Gate Fro High-Density and High Performance Device,” 1985 IEEE, 635-638.Applicant
Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. “A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications,” 1994 Symposium on VLSI Technology Digest of Technical Papers, pp. 49-50.Applicant
Mih, Rebecca et al. “0.18um Modular Triple Self-Aligned Embedded Split-Gate Flash Memory,” 2000 Symposium on VLSI Technology Digest of Technical Papers, pp. 120-121.Applicant
Ma, Yale et al., “A Dual-Bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single Vcc High Density Flash Memories,” 1994 IEEE, 3.5.1-3.5.4.Applicant
Spinelli, Alessandro S., “Quantum-Mechanical 2D Simulation of Surface-and Buried-Channel p-MOS,”2000 International Conference on Simulation of Semiconductor Processes and Devices: SISPAD 2000, Seattle, WA Sep. 6-8, 2000.Applicant
Kim, K.S. et al. “A Novel Dual String NOR (DuSnor) Memory Cell Technolgy Scalabe to the 256 Mbit and 1 Gbit Flash Memories,” 1995 IEEE 11.1.4-11.14.Applicant
Bergemont, A. et al.“NOR Virtual Ground (NVG)- A New Scaling Concept for Very High Density FLAS EEPROM and its Implementation in a 0.5 um Process,” 1993 IEEE 2.2.1-2.2.4.Applicant
Van Duuren, Michiel et al., “Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage,” Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pp. 73-74.Applicant

Abstract