US 6,869,883 B2Grant
Forming phase change memories
Issue Date:2005-03-22
•28 Claims
•9 Drawing Sheets
Abstract
Phase change memories may exhibit improved properties and lower cost in some cases by forming the phase change material layers in a planar configuration. A heater may be provided below the phase change material layers to appropriately heat the material to induce the phase changes. The heater may be coupled to an appropriate conductor.
Metadata
Assignee
- Ovonyx, Inc.
Inventors
- Chien Chiang
- Charles Dennison
- Tyler Lowrey
Application Information
Application Number:US 10/319,214
Filing Date:2002-12-13
Priority Date:2002-12-13
Art Unit:2818
Patent Drawings (9 sheets)
Description
Background
[00002] This invention relates generally to electronic memories and particularly to electronic memories that use phase change material.
[00003] Phase change materials may exhibit at least two different states. The states may be called the amorphous and crystalline states. Transitions between these states may be selectively initiated. The states may be distinguished because the amorphous state generally exhibits higher resistivity than the crystalline state. The amorphous state involves a more disordered atomic structure. Generally any phase change material may be utilized. In some embodiments, however, thin-film chalcogenide alloy materials may be particularly suitable.
[00004] The phase change may be induced reversibly. Therefore, the memory may change from the amorphous to the crystalline state and may revert back to the amorphous state thereafter, or vice versa, in response to temperature changes. In effect, each memory cell may be thought of as a programmable resistor, which reversibly changes between higher and lower resistance states. The phase change may be induced by resistive heating.
[00005] Existing phase change memories may exhibit various disadvantages. Thus, there is a need for better ways to form phase change memories.
Brief Description of the Drawings
[00006] FIG. 1 is an enlarged, partial cross-sectional view of one embodiment of the present invention;
[00007] FIG. 2 is an enlarged, partial cross-sectional view of the embodiment shown in FIG. 1 in the course of fabrication;
[00008] FIG. 3 is an enlarged, partial cross-sectional view corresponding to FIG. 2 at a subsequent stage;
[00009] FIG. 4 is an enlarged cross-sectional view at a subsequent stage;
[00010] FIG. 5 is an enlarged, partial cross-sectional view of another embodiment of the present invention at an early stage of manufacture;
[00011] FIG. 6 is an enlarged, partial cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;
[00012] FIG. 7 is an enlarged, partial cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;
[00013] FIG. 8 is an enlarged, partial cross-sectional view of the embodiment shown in FIG. 7 at a subsequent stage of fabrication in accordance with one embodiment of the present invention;
[00014] FIG. 9 is an enlarged, partial cross-sectional view of still another embodiment of the present invention;
[00015] FIG. 10 is an enlarged, partial cross-sectional view of an early stage of manufacturing of the embodiment shown in FIG. 9 in accordance with one embodiment of the present invention;
[00016] FIG. 11 is an enlarged, partial cross-sectional view of the embodiment shown in FIG. 10 in accordance with one embodiment of the present invention at a subsequent stage of manufacture;
[00017] FIG. 12 is an enlarged, partial cross-sectional view at a subsequent stage of manufacture in accordance with still another embodiment of the present invention;
[00018] FIG. 13 is an enlarged, partial cross-sectional view of still another stage of manufacture in accordance with one embodiment of the present invention;
[00019] FIG. 14 is an enlarged, partial cross-sectional view of still a later stage of manufacture in accordance with one embodiment of the present invention;
[00020] FIG. 15 is an enlarged, partial cross-sectional view of still a later stage of manufacture in accordance with one embodiment of the present invention;
[00021] FIG. 16 is an enlarged, partial cross-sectional view at an early stage of manufacture in accordance with another technique for forming a structure shown in FIG. 9 in accordance with one embodiment of the present invention;
[00022] FIG. 17 is an enlarged, partial cross-sectional view of the embodiment shown in FIG. 16 at a subsequent stage of manufacture in accordance with one embodiment of the present invention;
[00023] FIG. 18 is an enlarged, partial cross-sectional view of still another embodiment of the present invention;
[00024] FIG. 19 is an enlarged, partial cross-sectional view of the embodiment shown in FIG. 18 at an early stage of manufacture;
[00025] FIG. 20 is an enlarged, partial cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;
[00026] FIG. 21 is an enlarged, partial cross-sectional view of the embodiment shown in FIG. 20 at a subsequent stage of manufacture in accordance with one embodiment of the present invention;
[00027] FIG. 22 is an enlarged, partial cross-sectional view at a subsequent stage in accordance with one embodiment of the present invention;
[00028] FIG. 23 is an enlarged, partial cross-sectional view at a subsequent stage in accordance with one embodiment of the present invention;
[00029] FIG. 24 is an enlarged, partial cross-sectional view at a subsequent stage in accordance with one embodiment of the present invention;
[00030] FIG. 25 is an enlarged, partial cross-sectional view of still another embodiment of the present invention; and
[00031] FIG. 26 is a schematic depiction of a system in one embodiment of the present invention.
Detailed Description
[00032] Referring to FIG. 1 , the phase change memory 10 may include a upper electrode 12 on top of a phase change material layer. In one embodiment of the present invention, the layer 14 includes a chalcogenide material. Examples of phase change memory material include, but are not limited to, chalcogenide element(s) compositions of the class of tellurium-germanium-antimony (TexGeySbz) material or GeSbTe alloys, although the scope of the present invention is not limited to just these. Alternatively, another phase change material may be used whose electrical properties (e.g., resistance, capacitance, etc.) may be changed through the application of energy such as, for example, light, heat, or electrical current. The layer 14 is substantially planar in one embodiment of the present invention.
[00033] A heater 18 may be formed essentially beneath the layer 14. The heater 18 may be formed of titanium silicon nitride, tantalum nitride, or other resistive heating materials. The heater 18 may include a resistive material that generates resistive heating.
[00034] A conductor 20 extends through an electrical insulator 16 to contact the heater 18 and to provide current for the heater 18. Any electrically insulating material may be used. The insulator 16 may be located over a semiconductor substrate 11 such that the layer 14 is parallel to the substrate 11 and perpendicular to the conductor 20.
[00035] In some embodiments, the planar nature of the phase change material stack may improve step coverage, improve interface cleanness, add options for better thermal insulation, and generate more reproducible device performance.
[00036] Referring to FIG. 2 , in accordance with one process for forming the structure shown in FIG. 1 , initially, a glue layer 24 may be deposited on top of an insulator 16 over a substrate 11. The glue layer 24 may improve the adhesion of the layer 14 to the insulator 16. An example of a glue layer is a polysilicon layer. A resist 22 may be formed over the layer 24.
[00037] In accordance with one embodiment of the present invention, an electron beam patterning technique may be utilized to form the pattern 26 in the resist 22. The use of the electron beam patterning may result in smaller critical dimensions being transferred to the resist 22. The pattern 26 and the resist 22 may be utilized to form an aperture 28 which extends through the resist 22 and ultimately acts as an etching mask for etching through the glue layer 24 and the insulator 16 as shown in FIG. 3.
[00038] In other embodiments, other techniques to form openings may be used including phase shift masking, chromeless phase shift masking, or conventional lithography with a spacer.
[00039] Referring to FIG. 4 , the lower portion of the aperture 28 may be filled with a conductive material 30, such as tungsten, aluminum, or copper, as a few examples. The conductive material 30 may then be dipped or etched (wet or dry) back to reduce the height of the conductive material 30. Thereupon, another conductive material 32 may be deposited. This conductive material 32 may, for example, be any of the heater materials described previously including titanium silicon nitride or the material 32 may be titanium aluminum nitride, or tantalum nitride. Thereafter, a chemical mechanical polishing (CMP) step may be utilized to planarize the upper surface of the structure.
[00040] Turning next to FIG. 5 , another technique for forming the structure shown in FIG. 1 begins by forming an appropriately sized pore 36 in an insulator 16 over a suitable substrate (not shown). In this example, conventional lithography may be utilized. An appropriate pattern may be formed through the glue layer 24 and the insulator 16 to etch an appropriate pore 36. The pore 36 may then be coated with a sidewall spacer material 34 which may be any suitable material including oxide and nitride. The sidewall spacer material 34 reduces the size of the opening 36 and compensates for the limitations of the lithography.
[00041] The pore 36 may then be filled with a conductive material 38, such as tungsten, as shown in FIG. 6. The conductive material 38 may then be dipped or etched (wet or dry) back to create the depression 40 as shown in FIG. 7. The dipped or etched back depression 40 may then be filled with a second conductive material 42 such as titanium silicon nitride, as indicated in FIG. 8. The heater 18 (FIG. 1 ) may comprise the material 42 over a conductor 20 (FIG. 1 ) comprising the material 38.
[00042] Referring to FIG. 9 , in accordance with still another embodiment of the present invention, a phase change memory 10a may include an upper electrode 12 over a phase change material layer 14 that, again, is in a planar configuration. A heater 46 is arranged under the phase change material layer 14. The heater 46 may be defined in an insulator 44. The heater 46 is coupled to a conductor 48 defined in an insulator 16.
[00043] Referring to FIG. 10 , in accordance with one embodiment for forming the structure shown in FIG. 9 , initially the conductive material 48 is defined within a pore within an insulator 16 using conventional techniques. The insulator 16 may then be covered with an adhesion promotion layer or glue layer 52 and an insulator 50.
[00044] The insulator 50 may then be patterned to form the opening 54, as shown in FIG. 11 , using any appropriate lithography technology. While an embodiment is provided in which conventional lithography is utilized, the opening 54 may also be formed using electron beam lithography or phase shift masking, as two additional examples. With electron beam lithography or phase shift masking, a sidewall spacer may be unnecessary in some situations.
[00045] Referring to FIG. 12 , in accordance with an embodiment in which conventional lithography is utilized, the opening 54 may be coated with a sidewall spacer material 56. The sidewall spacer 58 may be formed, as shown in FIG. 13 , using an anisotropic etching technique.
[00046] Using the sidewall spacer 58 as a mask, the glue layer 52 may be etched through to the conductive material 48 as shown in FIG. 14. Then, as shown in FIG. 15 , the heater material 46 may be deposited in the remaining opening 60.
[00047] Turning next to FIG. 16 , in accordance with another technique for forming the memory 10a, a pair of layers 62 and 64 may have an aperture 60 transferred to those layers. In one embodiment, the aperture 60 is transferred using an electron beam lithography technique. The aperture 60 communicates with a conductive material layer 48 formed within an insulator 16. Thereafter, a heater material 62 may be formed in the aperture 60, as shown in FIG. 17 , to electrically couple to the conductive material 48. A suitable phase change material layer may be built up over the heater 62 and an upper electrode may be added as described previously.
[00048] Moving next to FIG. 18 , a phase change memory 10b may include an upper electrode 12 over a phase change material layer 14. A ring shaped heater 78 may be positioned underneath the layer 14. The heater 78 may be in communication with a cup-shaped conductive material 70 defined within an insulator 16.
[00049] In accordance with one embodiment for forming a structure shown in FIG. 18 , initially, insulating sidewall spacers 66 may be formed, as described previously, within an aperture 68 in an insulator 16 over a suitable semiconductor substrate as shown in FIG. 19.
[00050] Moving to FIG. 20 , the opening 68, shown in FIG. 19 , may be covered with a conductive material 70. The conductive material 70 may be in turned filled with a fill material 72, such as insulator, as shown in FIG. 21.
[00051] The structure shown in FIG. 21 may be planarized to achieve the structure shown in FIG. 22. Next, the conductive material 70 may be dipped or etched back to produce the ring-shaped dip 76 as shown in FIG. 23. The dip 76 may then be filled with a heater material 78, as shown in FIG. 24 , to produce the ring-shaped heater 66 coupled to the cup-shaped conductive material 70.
[00052] Turning to FIG. 25 , the phase change memory 10c may include an upper electrode 12 over a phase change material layer 14. A heater 18 may be positioned under the layer 14 within a glue layer 79 and a thermal insulating layer 80. The layer 80 may overlie an insulator 82 which has a pore defining a conductive material 20 as described previously.
[00053] The thermal insulative layer 80 provides better thermal insulation than other insulating materials, such as oxide. The layer 80 may be used in any of the embodiments described previously. The layer 80 may have four or more times lower thermal conductivity than oxide in one embodiment. For example, the layer 80 may be xerogel or organic polymers.
[00054] A xerogel is a gel which has the liquid removed from its pores. A xerogel results from a super critical drying process. Thus, a xerogel is a gel dried at temperatures close to room temperature and under atmospheric pressure. The xerogel is the result of gentle drying to avoid cracking associated with the very low permeability of the solid network. The xerogel may have ten or more times lower thermal conductivity than oxide.
[00055] In some embodiments, the structures described herein may reduce the processing steps and critical mask layers required for conventional process flows. These flows may enable the use of optimum materials in the right place for optimal thermal efficiency in some embodiments. Thus, some embodiments of the present invention may exhibit one or more of the following properties: lower costs through fewer masking processes, and better performance through less wasted heat in thermal coupling.
[00056] A processor-based system 84, shown in FIG. 26 , may include a processor 86 that may, for example, be a digital signal processor or a general purpose processor. The processor 86 may be coupled by a bus 88 to a wireless interface 90, in a wireless embodiment, and the phase change memory 10 which may be, for example, any of the embodiments described above. However, the present invention is not in any way limited to wireless applications.
[00057] While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
Claims
1. A method comprising:
forming a planar phase change material layer;
forming a phase change material heater in thermal contact with said planar phase change material layer; and
coupling said phase change material heater to a conductor.
2. The method of claim 1 including forming phase change material over and substantially parallel to a semiconductor substrate.
3. The method of claim 1 including forming said phase change material layer over an insulator.
4. The method of claim 3 including forming a passage through said insulator.
5. The method of claim 4 including forming said phase change material heater in said passage.
6. The method of claim 5 including forming said conductor under said phase change material heater in said passage.
7. The method of claim 4 including using electron beam lithography to form said passage.
8. The method of claim 4 including forming a sidewall spacer in said passage.
9. The method of claim 6 including applying material to form said conductor in said passage.
10. The method of claim 9 including removing a portion of said material to form a space.
11. The method of claim 10 including forming said phase change material heater in said space.
12. The method of claim 1 including forming a conductor that is of substantially the same width as said phase change material heater.
13. The method of claim 1 including forming a conductor that is wider than said phase change material heater.
14. The method of claim 13 including forming said conductor, covering said conductor with an insulator, and forming a hole in said insulator.
15. The method of claim 14 including forming said phase change material heater in said hole.
16. The method of claim 15 including forming said hole using electron beam lithography.
17. The method of claim 15 including forming a sidewall spacer in said hole.
18. The method of claim 1 including forming a cup-shaped conductor.
19. The method of claim 18 including forming a ring-shaped heater.
20. The method of claim 19 including forming a first insulator, forming an opening in said first insulator, and forming a second insulator on the wall of said opening.
21. The method of claim 20 including covering said second insulator with a conductive material to form said conductor with a central passage.
22. The method of claim 21 including filling said passage with an insulator.
23. The method of claim 22 including removing a portion of said conductive material to form a ring-shaped space.
24. The method of claim 23 including filling said space with a material to form said phase change material heater.
25. The method of claim 1 including forming said phase change material layer over an insulator that has a thermal conductivity at least four times lower than oxide.
26. The method of claim 25 including forming said phase change material layer over a xerogel.
27. The method of claim 1 including forming a planar layer between said phase change material heater and said phase change material layer to heat said phase change material layer by providing a voltage drop.
28. The method of claim 27 including forming said planar layer of a material including carbon.
Patent Citations (6)
Non-Patent Literature (11)
- S. Lai et al., OUM—A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications, International Electron Devices Meeting, Technical Digest, Washington, DC, Dec. 2-5, 2001, pp. 36.5.1-36.5.4.Applicant
- L. Geppert, Reborn Memory May Put Flash in Shade, IEEE Spectrum, Mar. 2002, vol. 39, No. 3, pp. 20-22.Applicant
- Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C.., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, “Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors,” presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, Feb. 26-20, 2003.Applicant
- Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., “An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.Applicant
- Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, “Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.Applicant
- Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., “A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.Applicant
- Chien, C., Dennison, C., Lowrey, T., “Forming Phase Change Memories”, U.S. Appl. No. 10/319,214, filed Dec. 13, 2002.Applicant
- Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C.., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, “Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors,” presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, Feb. 26-20, 2003.Applicant
- Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., “An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.Applicant
- Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, “Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.Applicant
- Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., “A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.Applicant