End grid array semiconductor package

[0002] 1. Field of the Invention

[0003] The present invention relates to lead end grid array semiconductor packages, and, more particularly to a lead end grid array semiconductor package having a leadframe with a plurality of leads wherein each lead is provided with a protrusion on the lower surface and outer end of each lead.

[0004] 2. History of Related Art

[0005] It is conventional in the electronic industry to encapsulate one or more semiconductor devices, such as integrated circuit dies, or chips, in a semiconductor package. These plastic packages protect a chip from environmental hazards, and provide a method of and apparatus for electrically and mechanically attaching the chip to an intended device. Recently, such semiconductor packages have included metal leadframes for supporting an integrated circuit chip which is bonded to a chip paddle region formed centrally therein. Bond wires which electrically connect pads on the integrated circuit chip to individual leads of the leadframe are then incorporated. A hard plastic encapsulating material, or encapsulant, which covers the bond wire, the integrated circuit chip and other components, forms the exterior of the package. A primary focus in this design is to provide the chip with adequate protection from the external environment in a reliable and effective manner.

[0006] As set forth above, the semiconductor package therein described incorporates a leadframe as the central supporting structure of such a package. A portion of the leadframe completely surrounded by the plastic encapsulant is internal to the package. Portions of the leadframe extend internally from the package and are then used to connect the package externally. More information relative to leadframe technology may be found in Chapter 8 of the book Micro Electronics Packaging Handbook, (1989), edited by R. Tummala and E. Rymaszewski, incorporated by reference herein. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, N.Y.

[0007] Once the integrated circuit chips have been produced and encapsulated in semiconductor packages described above, they may be used in a wide variety of electronic appliances. The variety of electronic devices utilizing semiconductor packages has grown dramatically in recent years. These devices include cellular phones, portable computers, etc. Each of these devices typically include a motherboard on which a significant number of such semiconductor packages are secured to provide multiple electronic functions. These electronic appliances are typically manufactured in reduced sizes and at reduced costs, consumer demand increases. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.

[0008] According to such miniaturization tendencies, semiconductor packages, which transmit electrical signals from semiconductor chips to motherboards and support the semiconductor chips on the motherboards, have been designed to have a small size. By way of example only, such semiconductor packages may have a size on the order of 1×1 mm to 10×10 mm. Examples of such semiconductor packages are referred to as MLF (micro leadframe) type semiconductor packages and MLP (micro leadframe package) type semiconductor packages. Both MLF type semiconductor packages and MLP type semiconductor packages are generally manufactured in the same manner.

[0009] The requirement for such semiconductor packages has resulted in developments of semiconductor packages having a structure in which leads are exposed on the bottom of an encapsulate at respective lower surfaces thereof. Such a semiconductor package is called a “lead end grid array semiconductor package. Currently, the demand for semiconductor packages having such a structure is increasing.

[0010] However, a typical lead end grid array semiconductor package has a partially etched structure at the lower surfaces of the outer lead ends that may result in a separation of bonding wires during a wire bonding process involved in the fabrication of the semiconductor package. Additionally, during the molding process a less than ideal clamping may occur during the fabrication of the semiconductor package. The deficiency in clamping may be due to variations in flatness at a lower surface because the lower surfaces of the outer ends of the leads are partially etched. Due to these variations in flatness, the leads may have a non-uniform flatness during a wire bonding process that is conducted at a high temperature and a high pressure even though the lower surfaces of the outer lead ends are supported by a heat block adapted to support a leadframe carrying those leads. For this reason, bonding wires may be insecurely bonded or rise at their ends. As a result, a separation of those bonding wires may occur. In the molding process conducted at a high temperature and a high pressure, a degraded clamping may also occur due to the non-uniform flatness of the leads caused by the etching process. Poor clamping may result in lands on the ends of protrusions that extend from the lower surface of the leads which may become buried in the resin encapsulate. Another undesirable result is that the molding resin may leak from the encapsulating region. As a result, a degraded package maybe produced.

[0011] The present invention relates to a lead end grid array semiconductor package of improved design and reliability. More particularly, the present invention relates to a lead end grid array semiconductor package that comprises a leadframe having a chip paddle and a semiconductor chip located on the chip paddle. A plurality of leads are present on the leadframe body. Conductive wires are provided for electrically connecting the leads to bond pads on the semiconductor chip. The leads extend outwardly from the chip paddle, and each of the leads has an outer end that defines an outer perimeter of the leadframe. A plurality of inner protrusions and outer protrusions are located on a lower surface of the leads. The outer protrusions communicate with the outer perimeter of the leadframe. An encapsulate encapsulates the semiconductor chip and the conductive wires to form the semiconductor package. Solder balls are attached to a lower surface of the protrusions. To form the semiconductor package, a plurality of leads are formed on the leadframe and a plurality of protrusions are formed on a lower surface of the leads, wherein at least one of the protrusions is in communication with a perimeter of the leadframe. To affix the conductive wires to bond pads, the leadframe is positioned on a flat heat block. A ball of conductive material is affixed to the lower end of the protrusions to form the ball grid array.

[0012] In another aspect, the above described present invention includes encapsulating the semiconductor chip, wires and leads in an encapsulating material. The leads may be arranged along the edges of the chip paddle.

[0013] A more complete understanding of the method and apparatus of the present invention may be obtained by reference to the following detailed description with like reference numerals denoting like elements, when taken in conjunction with the accompanying Drawings wherein:

[0014] FIG. 1 is a top cut-away perspective view of a semiconductor package of an embodiment of the present invention showing the top view of a plurality of leads extending outwardly from a chip paddle;

[0015] FIG. 2 is a bottom perspective view of the semiconductor package of FIG. 1 showing the lower surface thereof, and more particularly, showing a lower surface of inner and outer protuberances;

[0016] FIG. 3 is a side elevational, cross-sectional view illustrating a lead end grid array semiconductor package according to the present invention;

[0017] FIG. 4 is a partial side elevational, cross-sectional view illustrating a conventional lead end grid array semiconductor package; and

[0018] FIG. 5 is a side elevational, cross-sectional view illustrating the semiconductor package of FIG. 3 positioned on a flat heat block prior to the addition of conductive material to the protrusions.

[0019] Referring first to FIGS. 1 through 3 in combination, the lead end grid array semiconductor package of the present invention is designated generally as 10. Semiconductor package 10 comprises a leadframe 12 with a chip paddle 14 (FIG. 3) formed thereon. Leadframe 12 additionally includes a plurality of leads 16 and an outer perimeter 18. Leads 16 are spaced apart from chip paddle 14 and are arranged along all four edges of chip paddle 14 and extend outwardly therefrom. A semiconductor chip 20 is positioned upon the chip paddle 14. A plurality of conductive wires 22 extend from the semiconductor chip 20 for making electrical connection with leads 16. The upper surfaces of leads 16 may be electroplated with a material that enhances electrical conductivity such as, for example, gold or silver. A plurality of inner protrusions 24 (FIG. 3) extend from a lower surface of leadframe 12. Inner protrusions 24 have conducting surfaces or solder ball lands 25 on a lower end thereof. Inner protrusions 24 may be a filler material added to voids in encapsulating material 28. Additionally, inner protrusions 24 may be formed by a partial etching process of a lower surface of leadframe 12. In a preferred embodiment, an end protrusion 26 communicates with perimeter 18 of leadframe 12. End protrusion 26 has a conducting surface 27 on a lower end thereof. The leadframe 12, chip paddle 14, leads 16, semiconductor chip 20 and conductive wires 22 of the semiconductor package 10 are encapsulated within an encapsulating material 28 which may be thermoplastics or thermoset resin, with the thermoset resin including silicones, phenolics, and epoxies. Preferably, conducting surfaces 25, 27 remain unencapsulated after the encapsulation step. To minimize corrosion, conducting surfaces 25, 27 may, but do not necessarily have to be, electroplated with the lead, tin, gold nickel, nickel palladium, tin bismuth, or other similar materials known in the art.

[0020] Referring now to FIG. 3, a cross-sectional view of FIGS. 1 and 2 is taken along lines 3—3 of FIGS. 1 and 2. Inner protrusions 24, and end protrusions 26 extend downwardly from a bottom surface of leadframe 12. Conducting surfaces 25, 27 provide an attachment point for solder balls 30. (FIGS. 2 and 4). An electrical insulator 32 (FIG. 3) is provided to prevent the leads 16 and the semiconductor chip 20 from coming into electrical contact with one another. Electrical insulator 32 may be a double sided polyimide tape or an insulating polymer resin adhesive such as an epoxy resin adhesive.

[0021] The inner protrusions 24 have conducting surfaces or solder ball lands 25 formed on their lower surfaces. The solder ball lands 25 remain exposed after components are encapsulated by encapsulating material 28. The solder balls 30 are used as external input/output terminals. The solder balls 30 are attached to the solder ball lands or conducting surfaces 25 of selected inner protrusions 24. In the preferred embodiment, a portion of the lower surface of each lead 16 is not etched at an outer end. Therefore, the lower surface of lead 16 has an end protrusion 26 formed thereon.

[0022] The end protrusion 26 at the outer end of each lead 16 is horizontally flush with inner protrusions 24. Therefore, when leadframe 12 is set upon a flat surface, the leadframe 12 has good stability since end protrusions 26, which are located on the outer perimeter 18, provide a wide base. Since the end protrusions 26 are present, the leadframe 12 may be uniformly supported in a horizontal state by a flat heat block 31 (FIG. 5) during manufacture prior to the addition of solder balls 30. Therefore, it is possible to eliminate stability and misalignment problems involved in a conventional structure (See FIG. 4).

[0023] Referring now to FIG. 4, shown is a partial cross-sectional view of a conventional semiconductor package 40. As can be seen in FIG. 4, the leadframe 42 extends outwardly from encapsulating material 44. Protrusions 46 extend downwardly from leadframe 42. However, the end 48 of leadframe 42 is partially etched, i.e., has no end protrusion. Such a partially etched structure at the lower surface of the outer lead ends may result in separation of bonding wires during a wire bonding process involved in the fabrication of the semiconductor package. Further, without end protrusions, the semiconductor package has a less stable base than semiconductor package 10.

[0024] The present invention has numerous advantages. One such advantage is that a more uniform lower surface of leadframe 12 is produced by providing an end protrusion 26 and inner protrusions 24. The contact area provided by the end protrusion 26 and inner protrusions 24 allow for a uniform clamping pressure to be applied to a bottom mold die during a molding process, which is typically conducted following a wire bonding process, as is known in the art. A semiconductor package that exhibits a variation in flatness may result in bonding wires being insecurely bonded during the wire bonding process, which is conducted at a high temperature and a high pressure, even though the lower surfaces of the outer lead ends are supported by a heat block that is adapted to support a leadframe carrying those leads. Therefore, it is possible to avoid a leakage of encapsulating material 28 from the mold, which may be caused by a non-uniform thickness of the leadframe 12. Additionally, the more uniform lower surface of the leadframe 12 allows for the prevention of solder ball lands 25 on protrusions 24 from being covered by encapsulating material 28. Therefore, subsequent processes, such as deflashing the semiconductor package 10, can be more easily and efficiently conducted. In some cases, the deflash process may be eliminated entirely. Finally, specially configured wire bonding and molding devices that have heat block and bottom mold die with peripheral spaced protruding edges may be eliminated. The present invention allows for the use of a flat heat block 31, as shown in FIG. 5.

[0025] As is apparent from the above description, the present invention provides a lead end grid array semiconductor package that has a leadframe provided with a protrusion on a lower surface thereof at the outer end of each lead in addition to inner protrusions arranged on the leads. Therefore, each lead as well as the leadframe has a wide platform of contact area at its lower surface. The wide platform is beneficial in preventing a separation of bonding wires or misalignment when clamping the semiconductor package.

[0026] The following applications are all being filed on the same date as the present application and all are incorporated by reference as if wholly rewritten entirely herein, including any additional matter incorporated by reference therein:

[0027] It is thus believed that the operation and construction of the present invention will be apparent from the foregoing description of the preferred exemplary embodiments. It will be obvious to a person of ordinary skill in the art that various changes and modifications may be made herein without departing from the spirit and the scope of the present invention.