US 6,623,596 B1Grant

Plasma reactor having an inductive antenna coupling power through a parallel plate electrode

Issue Date:2003-09-23

•136 Claims

•55 Drawing Sheets

Abstract

A plasma reactor for processing a workpiece includes a reactor enclosure defining a processing chamber, a base within the chamber for supporting the workpiece during processing thereof, a semiconductor window electrode overlying the base, a gas inlet system for admitting a plasma precursor gas into the chamber, an electrical terminal coupled to the semiconductor window electrode, an inductive antenna adjacent one side of the semiconductor window electrode opposite the base for coupling power into the interior of said chamber through the semiconductor window electrode.

Metadata

Assignee

Applied Materials, Inc

Inventors

Kenneth S. Collins
Michael Rice
John Trow
Douglas Buchberger
Eric Askarinam
Joshua Chiu-Wing Tsui
David W. Groechel
Raymond Hung

Application Information

Application Number:US 09/523,824

Filing Date:2000-03-13

Priority Date:1992-12-01

Art Unit:7

Classifications

IPC:

C23F 100H01L 213065C23C 16503

Field of Search:

118723 I15634548

Patent Drawings (55 sheets)

Description

CROSS REFERENCE

[0002] This application is a continuation of U.S. application Ser. No. 08/597,777 filed Feb. 2, 1996, issued as U.S. Pat. No. 6,077,384 on Jun. 20, 2000, which is a file wrapper continuation-in-part of U.S. Pat. No. 08/521,668 filed Aug. 31, 1995, which is a continuation-in-part of U.S. application Ser. No. 08/289,336 filed Aug. 11, 1994 now abandoned, which is a file wrapper continuation of U.S. Pat. No. 07/984,045 filed Dec. 1, 1992.

BACKGROUND OF THE INVENTION

[0003] 1. Technical Field

[0004] The invention relates to a plasma reactor having parallel plates for interposition therebetween of a workpiece to be processed, such as a semiconductor wafer, and an inductive coil antenna coupling RF power through one of the parallel plates into the interior of the reactor.

[0005] 2. Background Art

[0006] Inductively coupled plasma reactors for processing microelectronic semiconductor wafers, such as the type of reactor disclosed in U.S. Pat. No. 4,948,458 to Ogle, enjoy important advantages over parallel-plate capacitively coupled plasma reactors. For example, inductively coupled plasma reactors achieve higher plasma ion densities (e.g., on the order of 10¹¹ions/cm³). Moreover, plasma ion density and plasma ion energy can be independently controlled in an inductively coupled plasma reactor by applying bias power to the workpiece or wafer. In contrast, capacitively coupled reactors typically provide relatively lower plasma ion densities (e.g., on the order of only 10¹⁰ions/cm³) and generally cannot provide independent control of ion density and ion energy. The superior ion-to-neutral density ratio provided by an inductively coupled plasma etch reactor used to etch silicon dioxide, for example, provides superior performance at small etch geometries (e.g., below 0.5 micron feature size) including better etch anisotropy, etch profile and etch selectivity. In contrast, parallel plate capacitively coupled plasma reactors typically stop etching at feature sizes on the order of about 0.25 microns, or at least exhibit inferior etch selectivity and etch profile due to an inferior ion-to-neutral density ratio.

[0007] The inductively coupled plasma reactor disclosed in U.S. Pat. No. 4,948,458 referred to above has a planar coil overlying the chamber ceiling and facing the semiconductor wafer being processed, thereby providing an optimally uniform RF induction field over the surface of the wafer. For this purpose, the ceiling, which seals the reactor chamber so that it can be evacuated, must be fairly transmissive to the RF induction field from the coil and is therefore a dielectric, such as quartz. It should be noted here that such a ceiling could be made from dielectric materials other than quartz, such as aluminum oxide. However other materials such as aluminum oxide tend produce greater contamination than quartz due to sputtering.

[0008] An advantage of capacitively coupled plasma reactors is that the chamber volume can be greatly reduced by reducing the space between the parallel plate electrodes, thereby better confining or concentrating the plasma over the workpiece, while the reactor can be operated at relatively high chamber pressure (e.g., 200 mTorr). In contrast, inductively coupled plasma reactors require a larger volume due to the large skin depth of the RF induction field, and must be operated at a lower chamber pressure (e.g., 10 mTorr) to avoid loss of plasma ions due to recombination and higher pumping speed. In commercial embodiments of the inductively coupled reactor of U.S. Pat. No. 4,948,458 referred to above, the requirement of a large chamber volume is met by a fairly large area side wall. The lack of any other RF ground return (due to the requirement of a dielectric window to admit the RF induction field from the overhead coil) means that the chamber side wall should be conductive and act as the principal ground or RF return plane. However, the side wall is a poor ground plane, as it has many discontinuities, such as a slit valve for wafer ingress and egress, gas distribution ports or apparatus and so forth. Such discontinuities give rise to non-uniform current distribution, which distort plasma ion distribution relative to the wafer surface. The resulting sideways current flow toward the side wall contributes to non-uniform plasma ion distribution relative to the wafer surface.

[0009] One approach for combining capacitive and inductive coupling is to provide a side coil wound around the side wall of a parallel plate plasma reactor, as disclosed in European Patent Document Publication No. 0 520 519 A1 by Collins et al. For this purpose, the cylindrical chamber side wall must be a nonconductor such as quartz in order to admit the RF induction field of the side coil into the chamber. The main problem with this type of plasma reactor is that it is liable to exhibit processing non-uniformity across the wafer surface. For example, the etch rate is much greater at the wafer periphery and much slower at the wafer center, thereby constricting the process window. In fact, the etch process may actually stop near the wafer center while continuing at the wafer periphery. The disposition of the induction coil antenna along the side wall of the reactor chamber, the relatively short (e.g., 2 cm) skin depth (or depth within which most of the RF power is absorbed) toward the chamber center, and the introduction of the etch precursor gas into the reactor chamber from the side, confine most of the etchant ion and radical production to the vicinity of the chamber side wall or around the wafer periphery. The phrase “etchant ion and radical” as employed in this specification refers to the various chemical species that perform the etch reaction, including fluoro-carbon ions and radicals as well as fluoro-hydrocarbon ions and radicals. The population of free fluorine ions and radicals is preferably minimized by well-known techniques if a selective etch process is desired. Energetic electrons generated by the plasma source power interact with the process precursor gas and thereby produce the required etchant ions and radicals and, furthermore, produce molecular or atomic carbon necessary for polymerization employed in sophisticated etch processes. The etch process near the wafer center is dependent upon such energetic electrons traveling from the vicinity of the chamber side wall and reaching the wafer center before recombining along the way by collisions with neutral species or ions, so that the etch process is not uniform across the wafer surface. These problems are better understood in light of the role polymerization plays in the etch process.

[0010] Polymerization employing fluoro-carbon (C_xF_x) or fluoro-hydrocarbon chemistry is employed in a typical silicon dioxide etch process, for example, to enhance etch anisotropy or profile and etch selectivity, as described in Bariya et al., “A Surface Kinetic Model for Plasma Polymerization with Application to Plasma Etching,” Journal of the Electrochemical Society, Volume 137, No. 8 (August 1990), pp. 2575-2581 at page 1. An etch precursor gas such as a fluoro-carbon like C₂F₆or a fluoro-hydrocarbon introduced into the reactor chamber dissociates by inelastic collisions with energetic electrons in the plasma into etchant ions and radicals as well as carbon. As noted above, such etchant ions and radicals include fluoro-carbon or fluoro-hydrocarbon ions and radicals, for example, and free fluorine ions and radicals. The free fluorine ions and radicals are preferably minimized through scavenging, for example, if the etch process is to be selective with respect to a certain material such as polysilicon. The carbon and at least some of the fluoro-carbon or fluoro-hydrocarbon ions and radicals are polymer-forming. Also present in the plasma are excited neutrals or undissociated species and etch by-products. The polymer-forming radicals and carbon enhance etch profile as follows: By forming only on the side-walls of etch features (formation on the horizontal surfaces being prevented by the energetic downward ion flux from the plasma), polymers can block lateral etching and thereby produce anisotropic (narrow and deep) profiles. The polymer-forming ions and radicals also enhance silicon oxide etch selectivity because polymer generally does not form on the silicon oxide under favorable conditions but does form on silicon or other materials which are not to be etched but which may underlie a silicon oxide layer being etched. Thus, as soon as an overlying silicon oxide layer has completely etched through to expose an underlying polysilicon layer, the polymer-forming ions and radicals in the plasma that contact the exposed polysilicon layer immediately begin to form a polymer layer, inhibiting further etching.

[0011] Such polymerization during the etch process requires a careful balance of etchant and polymer, the etchant concentration typically being at a depletion level to avoid inhibition of appropriate polymer formation. As a result, a significant proportion of etchant ions and radicals formed near the wafer periphery are consumed before reaching the wafer center, further depleting the etch ion concentration over the wafer center. This leads to a lower etch rate or etch stopping near the wafer center.

[0012] One reason that there are more ions at the wafer periphery is that the location of the inductive coil at the side wall causes hotter ion-producing electrons to be generated in the vicinity of the side wall, such electrons cooling off and/or being consumed by recombination before reaching the center so that less production of etchant ions and radicals occurs over the wafer center. Moreover, introduction of the etchant precursor gas from the side and coupling of plasma source power from the side produces a non-uniform etchant ion/radical distribution favoring the side. Many of the ions and radicals formed near side (over the wafer periphery) are consumed by etching the quartz side wall and are not available to etch the wafer center, while etchant ion/radical-forming energetic electrons generated near the side are lost to collisions with other species before reaching the wafer center, thus reducing the etchant ion concentration at the wafer center. (It should be noted that the etching of the quartz side wall greatly increases the cost of operating the reactor because it consumes a very expensive item—the quartz side wall, which must be periodically replaced.) The relative lack of etchant ions near the wafer center permits faster formation of polymer at the wafer center, so much so that in some cases the polymer formation overwhelms the etch process and stops it, particularly at feature sizes less than 0.5 microns. Such etch stopping may occur either at larger etch features, at shallower etch depths or at shorter etch times.

[0013] The converse of the foregoing is that the relative plentitude of etchant ions and radicals near the wafer periphery can, under selected processing conditions, so impede polymerization as to impair etch selectivity, possibly leading to punchthrough of the underlying layer near the wafer periphery, in addition to causing a much higher etch rate at the wafer periphery. A related problem is that the hotter electrons near the chamber side wall/wafer periphery providing more energetic plasma ions in that vicinity, coupled with the oxygen released by the etching of the quartz side wall mentioned above, erodes the edges of the photoresist mask near the wafer periphery. Such erosion leads to faceting, in which the corners defined by the photoresist mask are etched, giving rise to an undesirable tapered etch profile.

[0014] From the foregoing, it is clear that there is a trade-off between avoiding punchthrough and faceting at the wafer edge and avoiding etch stopping at the wafer center, dictating a very narrow window of processing parameters within which a successful etch process may be realized across the entire wafer surface. To avoid the overetching the wafer periphery, the concentration of etchant ions and radicals in the plasma relative to other particles (e.g., polymer-forming ions or radicals and carbon) may be decreased, which risks etch-stopping at the wafer center. Conversely, to avoid etch-stopping at the wafer center, the concentration of etchant ions in the plasma may be increased, which risks punchthrough or faceting near the wafer periphery. Thus, the process window for successfully etching the entire wafer is very narrow.

[0015] In the parallel plate plasma reactor, the concentration of free fluorine in the plasma can be controlled by introducing a scavenging article, such as silicon, near or at the top of the reactor chamber. Silicon atoms physically etched (sputtered), chemically etched or reactive ion etched from the scavenging article combine with the fluorine ions and radicals, thereby reducing fluorine ion and radical concentration in the plasma. By controlling the rate at which silicon atoms are physically or chemically etched from the scavenging article, the amount of free fluorine ions and radicals in the plasma may be regulated (e.g., reduced) as desired to meet the narrow processing window mentioned above. The physical or chemical etch rates can be controlled by controlling the temperature of the scavenging article and/or by controlling the rate of ion-bombardment on the scavenging article. The surface of the scavenging article may be activated (to release silicon atoms into the plasma) either by RF power or by heating. By holding the scavenging article's temperature below the temperature at which polymerization occurs, the polymers accumulate on the scavenging article surface and block any release therefrom of silicon atoms. By raising the scavenging article's temperature above the condensation temperature, the surface is free from polymers, thus permitting the release of silicon atoms into the plasma. Further increasing the temperature increases the rate at which silicon atoms are released from the scavenging surface into the plasma. As for activating the scavenging article by RF power, the rate of ion bombardment of the scavenging article is affected by the RF potential or bias applied to the top parallel plate electrode adjacent the scavenging article. Reducing the free fluorine concentration in this manner has the effect of not only decreasing etch rate but also enriching the carbon content of the polymer, thus increasing the effect of the polymer on the etch process to guard against punch through at the wafer periphery, but increasing the risk of etch stopping at the wafer center. Conversely, increasing the free fluorine concentration not only increases the etch rate but also depletes the carbon content of the polymer, thus decreasing the effect of polymerization on the etch process, thus decreasing the risk of etch stopping at the wafer center but weakening the protection against punch through at the wafer periphery.

[0016] The narrow processing window is also met by regulating the polymer-forming ion and radical concentration in the plasma. This is accomplished by regulating the rate at which such polymer-forming radicals and ions are lost from the plasma by polymerization onto the chamber ceiling or sidewalls (or a scavenging article) or the rate at which polymer deposits are sputtered from the ceiling or sidewalls (or scavenging article). The polymerization rate at the ceiling is affected by regulating the ceiling temperature above or below the polymerization temperature. The rate at which such polymer deposits on the ceiling are etched and released into the plasma is affected by the following factors: the RF power applied to the ceiling electrode, temperature, chamber pressure, gas flow rate, inductive source power and other parameters.

[0017] Thus, in order to meet the narrow processing window, in general the relative concentrations of free fluorine and polymer-forming ions and radicals in the plasma may be controlled by regulating the temperature of the chamber ceiling or side walls or a scavenging article (if any) and/or by regulating the RF power applied to the to overhead/ceiling parallel plate electrode.

[0018] Thus, it is seen that the parallel-plate plasma reactor with the induction coil wound around its cylindrical side wall has the advantage of providing its ceiling electrode as a uniform ground plane over the entire wafer surface, but confines plasma ion production to the vicinity of the chamber side wall, so that plasma processing is weaker at the wafer center and stronger at the wafer periphery. The overhead planar coil plasma reactor has the advantage of a more uniform RF induction field relative to the wafer surface, so that ion production is not confined to the wafer periphery, but suffers from the lack of any uniform ground plane over the wafer, so that plasma ion current flow to the side walls distorts the plasma.

[0019] It is an object of the invention to combine the advantages of an inductively coupled plasma reactor having an overhead planar induction coil antenna with the advantages of a parallel plate electrode capacitively coupled plasma reactor in a single reactor without suffering the disadvantages or problems described above. Specifically, it is an object of the invention to provide an inductively coupled parallel plate electrode plasma reactor which exhibits uniform plasma processing across the entire wafer surface, so as to widen the plasma processing window, thus permitting a wider range in processing parameters, such as chamber pressure for example.

[0020] It is an object of the invention to provide an induction coil antenna whose physical disposition and/or power distribution pattern is relatively uniform with reference to the entire wafer surface so that plasma ion production is not predominantly at the vicinity of the chamber side wall, while at the same time providing a uniform ground plane in close proximity to the entire wafer surface so as to avoid plasma current flow to the chamber side wall. It is a further object of the invention to employ such a ground plane in a manner that effectively confines the plasma closer to the top surface of the wafer so as to minimize interaction with the chamber side wall.

[0021] It is another object of the invention to eliminate or reduce consumable materials such as quartz or ceramics in the chamber walls, so as to avoid depletion of plasma ions near the chamber walls and consumption of expensive reactor components through etching of such materials.

[0022] It is a further object of the invention to enhance processing uniformity at the wafer center relative to the wafer periphery in such a reactor by providing a uniform etch and polymer precursor gas distribution. Specifically, it is an object of the invention to introduce such gas from an optimum radial location of the chamber, such as from the chamber center and/or from the chamber periphery, whichever optimizes process uniformity across the wafer surface. For example, where etch rate is low at the wafer center and high at the wafer periphery, the gas is preferably introduced from the center of the ceiling rather than from near the periphery of the ceiling.

[0023] It is an additional object of the invention to enhance processing uniformity at the wafer center relative to the wafer periphery in such a reactor by enhancing (or reducing, if desired) the RF induction field over the wafer center relative to the RF induction field over the wafer periphery. Specifically, it is an additional object of the invention to provide separate or independent control of the strength of the RF induction field over the wafer center and independent control of the strength of the RF induction field over the wafer periphery, so that the radial distribution of the RF induction field across the wafer surface is adjustable to optimize plasma processing uniformity across the wafer surface.

[0024] In a typical plasma processing chamber used for selective etching of thin films on a semiconductor wafer, a combination of etch and deposition processes are employed simultaneously. Polymer forms on surfaces that are either sufficiently cold (below the temperature threshold of polymerization) or on which ion bombardment is below a threshold energy (the threshold ion energy sufficient to offset the polymer deposition rate on that surface). The temperature threshold and the threshold ion energy depend upon the material of the surface. Deposition can occur on the wafer as well as the process chamber surfaces. Control of the deposition on the wafer as well as the process chamber surfaces is critical to controlling the selective etch process. Polymer deposition on interior surfaces of reactor chamber walls is required in cases where the material of the chamber walls is incompatible with the process being carried out on the wafer. One example of this is where the chamber walls are aluminum and the process being carried out is plasma etching of silicon dioxide. Deposition of polymer on the chamber wall surfaces prevents introduction of aluminum into the process by preventing plasma ion sputtering of the chamber walls.

[0025] Conventional techniques for controlling polymer deposition required the user to choose between the following two options:

[0026] (1) Keeping the process chamber surfaces below the threshold temperature or keeping the ion energy below the threshold ion energy in order to cause polymer deposition on the surfaces;

[0027] (2) Keeping process chamber surfaces above the threshold temperature or keeping the ion energy above the threshold ion energy in order to prevent polymer deposition on the surfaces.

[0028] The problem with option (1) is that the polymer accumulated on the surface must be removed periodically, either by manual (wet) cleaning, by plasma (dry) cleaning, or by replacing the contaminated parts. Otherwise, flaking of the polymer will occur, leading to contamination of the chamber. Cleaning the reactor chamber requires the reactor operation be interrupted during the entire cleaning process, which represents a significant loss of productivity and increases the cost of operating the reactor. Problems associated with the plasma cleaning process include not only loss of productivity but also loss of consumable materials in the chamber and contamination.

[0029] The problem with option (2) is that etching of chamber surfaces occurs because the surfaces are exposed. Typically, these surfaces are either aluminum or quartz. For aluminum surfaces, etching creates contaminant by-products that can destroy the integrity of the plasma processing of the wafer, as mentioned hereinabove. For quartz surfaces, the etching can occur at such a high rate that the quartz parts must be replaced periodically at a significant cost in parts and lost production time. Moreover, some transition to colder surfaces—in other regions of the chamber such as the pumping annulus—must be provided.

[0030] It is therefore an additional object of the invention to eliminate the requirement to periodically clean the reactor chamber interior. It is a further object of the invention to prevent the collection of polymer on chamber surfaces in the processing region of the chamber. It is a related object to control the etch rate of those same chamber surfaces. It is a further object of the invention to provide appropriate transition from the processing region of the chamber by confining the plasma to the processing region. It is a yet further object of the invention to collect any residual polymer-forming species in areas outside the processing region of the chamber such as the pumping annulus.

SUMMARY OF THE INVENTION

[0031] The invention is embodied in a plasma reactor for processing, a workpiece, including a reactor enclosure defining a processing chamber, a semiconductor window, a base within the chamber for supporting the workpiece during processing thereof, a gas inlet system for admitting a plasma precursor gas into the chamber, and an inductive antenna adjacent a side of the semiconductor window opposite the base for coupling power into the interior of the chamber through the semiconductor window. The workpiece may be a planar substrate, the semiconductor window (and the inductive antenna) may be either inside the chamber or outside of the chamber. In the latter case the semiconductor window may be a ceiling portion of the reactor enclosure generally parallel to and overlying the planar substrate, and the inductive antenna may overlie the ceiling portion to face the planar substrate through the semiconductor window. Alternatively, the semiconductor window may be a sidewall portion of the reactor enclosure generally perpendicular to and surrounding a periphery of the substrate, the inductive antenna being adjacent the sidewall portion. Preferably, the inductive antenna overlying the ceiling portion includes an arcuately extending elongate conductor disposed generally parallel to the plane of the planar substrate and may be either planar or dome-shaped. The inductive antenna adjacent the sidewall portion may be a conductive coil wound around the sidewall portion.

[0032] In one embodiment, the semiconductor window, in addition to shielding the inductive antenna, may also be an electrode, in which case an electrical terminal is connected thereto. In this case the semiconductor window is referred to as a semiconductor window electrode.

[0033] In one embodiment, a bias RF power source is coupled to the substrate, and the electrical terminal of the semiconductor window electrode is connected so as to enable the semiconductor window electrode to be a counter electrode to the bias RF power source coupled to the substrate, by being grounded, for example, thereby providing a uniform ground plane over the workpiece.

[0034] Another embodiment includes a power splitter having one output coupled to the semiconductor window electrode and another output coupled to the substrate and an input for receiving power from a common source. Yet another embodiment includes a first power source coupled to the semiconductor window electrode and a second power source coupled to the planar substrate.

[0035] The inductive antenna may include an inner antenna portion overlying a center of the planar substrate and an outer antenna portion overlying a periphery of the planar substrate and electrically separated from the inner antenna portion. This embodiment may include a power splitter having one output coupled to the semiconductor window electrode and another output coupled to the inductive antenna and an input for receiving power from a common source. Alternatively, an RF power splitter may split RF power between the inner and outer inductive antenna portions.

[0036] In accordance with one feature of the invention, a power splitter has one output coupled to the planar substrate and another output coupled to the inductive antenna and an input for receiving power from a common source. In this case, the electrical terminal of the semiconductor window electrode may be connected to RF ground. Alternatively, an independent RF power generator may be coupled to the electrical terminal of the semiconductor window.

[0037] The ceiling semiconductor window electrode with the overhead inductive antenna and the sidewall semiconductor window electrode with the side inductive antenna element may be combined in a single reactor. In this case, a power splitter may be employed having one output coupled to the inductive antenna overlying the ceiling portion and another output coupled to the inductive antenna element adjacent the sidewall portion, and an input for receiving power from a common source.

[0038] The semiconductor window and the workpiece may be separately driven with RF power, while the workpiece may be a counter electrode for the semiconductor window electrode, and the semiconductor window electrode may be a counter electrode for the workpiece. This may be accomplished by employing a first RF power source of a first frequency coupled to the semiconductor window electrode, a second RF power source of a second frequency coupled to the workpiece, a first ground pass filter connected between RF ground and the semiconductor window electrode, the first ground pass filter blocking RF power around the first frequency and passing RF power around the second frequency, and a second ground pass filter coupled between RF ground and the workpiece, the second ground pass filter blocking RF power around the second frequency and passing RF power around the first frequency. Furthermore, a first isolation filter may be connected between the first RF power source and the semiconductor window electrode for blocking RF power near the second frequency, and a second isolation filter may be connected between the second RF power source and the workpiece for block RF power near the first frequency.

[0039] In accordance with another feature, a conductive backplane lies on an external surface of the semiconductor window electrode, the conductive backplane being connected directly to the electrical terminal, the conductive electrode including plural apertures therein for admitting an induction field of the inductive antenna through the conductive backplane. Preferably, the conductive backplane includes plural conductive radial arms separated by the apertures, and the apertures have a characteristic width on the order of approximately a thickness of the semiconductor window electrode.

[0040] In accordance with a further feature, a structurally supportive substrate may be bonded to an exterior surface of the semiconductor window electrode. The conductive backplane may be inserted between the window electrode and the supportive substrate if desired, the conductive backplane being connected directly to the electrical terminal. The structurally supportive substrate may be an antenna holder supporting the inductive antenna. The antenna holder may be an insulator or a conductor (insulated from the inductive antenna, however). The conductive antenna holder may serve as a conductive backplane on an exterior surface of the semiconductor window electrode. In one embodiment, the inductive antenna includes an elongate conductor extended in an arcuate path, and the conductive antenna holder includes a elongate groove extending in the arcuate path and holding the elongate conductor, the groove being open at a surface of the conductive antenna holder facing the semiconductor window electrode. In another embodiment, the conductive antenna holder includes an recess in a surface of the conductive antenna holder facing the semiconductor window electrode, and the inductive antenna includes plural elongate conductive turns held within the recess.

[0041] In accordance with one implementation, the inductive antenna is a non-concentrically arcuately extending elongate conductor. In one case, the non-concentrically arcuately extending elongate conductor includes a center conductive element and plural spirals radiating outwardly from the center conductive element. In another case, the non-concentrically arcuately extending elongate conductor includes a circumferential conductive element and plural spirals radiating inwardly from the circumferential conductive element.

[0042] In accordance with another implementation, the inductive antenna has a non-planar path such as a three-dimensional helix or dual concentric three-dimensional helical paths or stacked spiral paths.

[0043] The gas inlet system preferably includes a set of gas inlet ports through the semiconductor window electrode over the planar substrate. These gas inlet ports may be concentrated over the wafer center and/or may be distributed to overlie the wafer periphery. A center gas feed top may be sealed onto an exterior surface of the semiconductor window electrode, forming a gas manifold between the center gas feed top and the semiconductor window electrode, the gas manifold encompassing the gas inlet ports. In one embodiment, a semiconductor baffle extends across the manifold and dividing the manifold into a pair of sub-manifolds, one of the sub-manifolds being adjacent the center gas feed top and the other of the sub-manifolds being adjacent the gas inlet ports, and plural gas feed passages through the semiconductor baffle offset from the gas inlet ports.

[0044] A plasma reactor for processing a workpiece includes a reactor enclosure defining a processing chamber, a base within the chamber for supporting the workpiece during processing thereof, a semiconductor window electrode overlying the base, a gas inlet system for admitting a plasma precursor gas into the chamber, an electrical terminal coupled to the semiconductor window electrode, an inductive antenna adjacent one side of the semiconductor window electrode opposite the base for coupling power into the interior of said chamber through the semiconductor window electrode. An RF potential source such as an RF generator or an RF ground potential can be connected tot he terminal of the semiconductor window. The workpiece is a planar substrate, the semiconductor window electrode is a ceiling portion of the reactor enclosure generally parallel to and overlying said planar substrate, and the inductive antenna overlies the ceiling portion and faces the planar substrate through the semiconductor window electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

[0045] FIG. 1 illustrates a first embodiment of the plasma reactor invention having a planar coil antenna overlying a planar silicon ceiling.

[0046] FIG. 2 is a graph illustrating the normalized forward voltage transmission coefficient from a transmitting RF coil to a receiving RF coil with a planar silicon window of FIG. 1 in between the transmitting and receiving RF coils.

[0047] FIG. 3 is a graph illustrating the normalized forward voltage transmission coefficient from a transmitting RF coil to a receiving RF coil with a cylindrical version of the silicon window in between the transmitting and receiving RF coils.

[0048] FIG. 4 illustrates an embodiment of the invention employing power splitting between the silicon ceiling and the wafer pedestal.

[0049] FIG. 5 illustrates an embodiment of the invention employing separate RF power sources to drive the wafer pedestal, the overhead induction coil and the silicon ceiling.

[0050] FIG. 6 illustrates an embodiment of the invention in which the overhead inductive antenna is divided into separately powered concentric inner and outer windings.

[0051] FIG. 7 illustrates an embodiment employing a side inductive antenna wound around a cylindrical silicon side wall.

[0052] FIG. 8 illustrates an embodiment corresponding to that of FIG. 7 in which power from a single RF power source is split between the silicon side wall and the wafer pedestal.

[0053] FIG. 9 illustrates and embodiment employing separate RF generators driving the silicon side wall, the wafer pedestal and the inductive side antenna.

[0054] FIG. 10 illustrates and embodiment combining the silicon ceiling and overhead inductive antenna with the silicon side wall and the inductive side coil wound thereabout.

[0055] FIG. 11 illustrates an embodiment corresponding to that of FIG. 10 employing power splitting between the silicon side wall and the wafer pedestal.

[0056] FIG. 12 illustrates an embodiment in which the silicon ceiling, the silicon side wall, the overhead inductive antenna and the side inductive antenna are separately driven with RF power.

[0057] FIG. 13A illustrates an embodiment corresponding to that of FIG. 1 employing a dome-shaped silicon ceiling.

[0058] FIG. 13B illustrates an embodiment corresponding to that of FIG. 4 employing a dome-shaped silicon ceiling.

[0059] FIG. 13C illustrates an embodiment corresponding to that of FIG. 5 employing a dome-shaped silicon ceiling.

[0060] FIG. 13D illustrates an embodiment corresponding to that of FIG. 6 employing a dome-shaped silicon ceiling.

[0061] FIG. 14 illustrates an embodiment having a dome-shaped silicon ceiling and an overlying inductive antenna having a dome-shaped portion overlying the ceiling and continuing into a cylindrical portion wrapped around the cylindrical side wall.

[0062] FIG. 15 illustrates and embodiment corresponding to that of FIG. 14 but in which the dome-shaped and cylindrical portions of the inductive antenna are isolated from one another and separately driven with RF power.

[0063] FIG. 16 illustrates an embodiment corresponding to that of FIG. 6 in which power from a common RF generator is split between the inner and outer inductive antennas.

[0064] FIG. 17A illustrates an embodiment corresponding to that of FIG. 15 in which power from a common RF generator is split between the dome-shaped and cylindrical inductive antenna portions.

[0065] FIG. 17B illustrates an embodiment having separate inner and outer dome-shaped inductive antennas between which power from a common RF generator is split.

[0066] FIG. 18 illustrates an embodiment corresponding to that of FIG. 10 in which power from a common RF generator is split between the overhead inductive antenna and the side inductive antenna.

[0067] FIG. 19 illustrates an embodiment corresponding to that of FIG. 1 in which power from a common RF generator is split between the overhead inductive antenna and the silicon ceiling.

[0068] FIG. 20 illustrates an embodiment corresponding to that of FIG. 1 in which power from a common RF generator is split between the overhead inductive antenna and the wafer pedestal.

[0069] FIG. 21 illustrates an embodiment corresponding to that of FIG. 13A having a dome-shaped ceiling in which power from a common RF generator is split between the overhead inductive antenna and the dome-shaped silicon ceiling.

[0070] FIG. 22 illustrates an embodiment corresponding to that of FIG. 13A having a dome-shaped ceiling in which power from a common RF generator is split between the overhead inductive antenna and the wafer pedestal.

[0071] FIG. 23 illustrates an embodiment in which the wafer pedestal and the silicon ceiling are separately driven with RF power and each serves as the counter electrode for the other.

[0072] FIG. 24 illustrates and embodiment corresponding to that of FIG. 23 in which the silicon ceiling is dome-shaped.

[0073] FIG. 25A is a side view of an embodiment of the silicon ceiling including a conductive back plane.

[0074] FIG. 25B is a top view of one embodiment of the conductive back plane.

[0075] FIG. 25C is a top view of another embodiment of the conductive back plane.

[0076] FIG. 26 is a side view of an embodiment of the silicon ceiling which is bonded to a supportive substrate.

[0077] FIG. 27 is a side view of an embodiment corresponding to that of FIG. 26 in which the supportive substrate is an insulative holder of the overhead inductive antenna.

[0078] FIG. 28 is a side view of an embodiment of the invention in which the antenna holder is conductive.

[0079] FIG. 29 is a side view of an embodiment corresponding to that of FIG. 28 in which the conductive antenna holder has a pair of annular apertures containing the inner and outer overhead inductive antennas.

[0080] FIG. 30A is a top view of a non-concentric embodiment of the overhead inductive antenna.

[0081] FIGS. 30B and 30C are side views of alternative implementations of the inductive antenna of FIG. 30A having planar and dome-shaped shapes, respectively.

[0082] FIG. 31A is a top view of another non-concentric embodiment of the overhead inductive antenna.

[0083] FIGS. 31B and 31C are side views of alternative implementations of the inductive antenna of FIG. 31A having planar and dome shapes, respectively.

[0084] FIG. 32 is a cross-sectional side view of a dual cylindrical helix embodiment of the overhead inductive antenna.

[0085] FIG. 33 is a cross-sectional side view of a pair of concentric cylindrical helix inductive antennas of the type illustrated in FIG. 32 for the inner and outer antennas of FIG. 16.

[0086] FIG. 34 is a cross-sectional side view of an embodiment of the overhead inductive antenna consisting a layers of inductive antennas.

[0087] FIGS. 35A through 35E illustrate one embodiment of a center gas feed silicon ceiling, of which FIG. 35A is a bottom perspective view of the gas feed top, FIG. 35B is a bottom perspective view of an annular seal therefor, FIG. 35C is a cross-sectional view of the seal of FIG. 35B, FIG. 35D is a top perspective view of the silicon ceiling showing the gas feed holes and FIG. 35E is a partial cross-sectional view of the silicon ceiling of FIG. 35D.

[0088] FIG. 36A is a cross-sectional view of another embodiment of the center gas feed silicon ceiling having a pair of gas plenums separated by a silicon wafer baffle.

[0089] FIG. 36B illustrates an alternative embodiment corresponding to FIG. 36A.

[0090] FIG. 37A illustrates how a Faraday shield may be included in the embodiment of FIG. 1.

[0091] FIG. 37B is a top view of the Faraday shield of FIG. 37A.

[0092] FIG. 38A illustrates how a Faraday shield may be included in the embodiment of FIG. 10 having a dome-shaped ceiling.

[0093] FIG. 38B illustrates how a Faraday shield may be included in the embodiments of FIGS. 7-9 having a cylindrical semiconductor window electrode and inductive antenna.

[0094] FIG. 39A is a detailed cross-sectional side view of a preferred implementation of the invention.

[0095] FIG. 39B is an axial cross-sectional view of the conductor employed in the overhead inductive antenna.

[0096] FIG. 40 illustrates an alternative embodiment in which the semiconductor window and inductive antenna are inside the reactor chamber.

[0097] FIG. 41A illustrates an embodiment corresponding to FIG. 40 in which the semiconductor window is dome-shaped.

[0098] FIG. 41B illustrates an embodiments corresponding to FIG. 40 in which the semiconductor window is cylindrical and the inductive coil is cylindrical.

[0099] FIGS. 42 and 43 illustrate, respectively, side and top views of a segmented version of the semiconductor window electrode.

[0100] FIG. 44 illustrates an embodiment corresponding to that of FIG. 42 in which the semiconductor window is dome-shaped.

[0101] FIG. 45 illustrates an embodiment in which RF power is split between the semiconductor window electrode and a sidewall electrode, which itself may be a segmented portion of the semiconductor window electrode.

[0102] FIGS. 46 and 47 illustrate modifications of the embodiments of FIGS. 42 and 44 in which the outer segment of the semiconductor window electrode is grounded and RF power is split between the center segment of the semiconductor window electrode and the wafer pedestal.

[0103] FIG. 48A is a cut-away side view of a plasma reactor of one embodiment of the invention having an all-semiconductor enclosure confining plasma within a processing region over the wafer.

[0104] FIG. 48B is a cut-away side view of a plasma reactor corresponding to that of FIG. 48A with the exception that the plasma is isolated axially rather than laterally relative to the wafer pedestal.

[0105] FIG. 48C illustrates an embodiment corresponding to FIG. 48A but employing frequency isolation.

[0106] FIG. 49 is a cut-away side view of a plasma reactor corresponding to that of FIG. 48A with the exception that the all-semiconductor enclosure is monolithic.

[0107] FIG. 50 is a cut-away side view of a plasma reactor corresponding to that of FIG. 48A with the exception that the semiconductor enclosure is divided into a disk center section and an annular section having cylindrical skirt.

[0108] FIG. 51 is a cut-away side view of a plasma reactor corresponding to that of FIG. 48A with the exception that the semiconductor enclosure is divided into a disk center section, an annular side section and a separate cylindrical skirt.

[0109] FIG. 52 illustrates the plasma reactor of FIG. 50 with separate inner and outer induction coils.

[0110] FIG. 53 illustrates the plasma reactor of FIG. 51 with separate inner and outer induction coils.

[0111] FIG. 54 illustrates the plasma reactor of FIG. 48A with a cylindrical induction coil wound around the cylindrical skirt of the semiconductor enclosure.

[0112] FIG. 55 illustrates the plasma reactor of FIG. 49 with a cylindrical induction coil wound around the cylindrical skirt of the semiconductor enclosure.

[0113] FIG. 56 illustrates the plasma reactor of FIG. 50 with a cylindrical induction coil wound around the cylindrical skirt of the semiconductor enclosure.

[0114] FIG. 57 illustrates the plasma reactor of FIG. 51 with a cylindrical induction coil wound around the cylindrical skirt of the semiconductor enclosure.

[0115] FIG. 58 is a cut-away side view of a plasma reactor corresponding to that of FIG. 48A with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0116] FIG. 59 is a cut-away side view of a plasma reactor corresponding to that of FIG. 49 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0117] FIG. 60 is a cut-away side view of a plasma reactor corresponding to that of FIG. 50 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0118] FIG. 61 is a cut-away side view of a plasma reactor corresponding to that of FIG. 51 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0119] FIG. 62 is a cut-away side view of a plasma reactor corresponding to that of FIG. 52 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0120] FIG. 63 is a cut-away side view of a plasma reactor corresponding to that of FIG. 53 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0121] FIG. 64 is a cut-away side view of a plasma reactor corresponding to that of FIG. 54 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0122] FIG. 65 is a cut-away side view of a plasma reactor corresponding to that of FIG. 55 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0123] FIG. 66 is a cut-away side view of a plasma reactor corresponding to that of FIG. 56 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0124] FIG. 67 is a cut-away side view of a plasma reactor corresponding to that of FIG. 57 with the exception that the ceiling portion of the semiconductor enclosure is dome-shaped.

[0125] FIG. 68A is a diagram of a first version of the plasma confinement magnets optionally employed in the embodiments of FIGS. 48-67.

[0126] FIG. 68B is a diagram of a second version of the plasma confinement magnets optionally employed in the embodiments of FIGS. 48-67.

[0127] FIG. 68C is a diagram of a third version of the plasma confinement magnets optionally employed in the embodiments of FIGS. 48-67.

[0128] FIG. 68D is a diagram of a third version of the plasma confinement magnets optionally employed in the embodiments of FIGS. 48-67.

[0129] FIG. 68E is a diagram of a fourth version of the plasma confinement magnets optionally employed in the embodiments of FIGS. 48-67.

[0130] FIG. 69 is a cut-away side view of a plasma reactor of an alternative embodiment of the invention corresponding to that of FIG. 48A but employing capacitive coupling.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Basic Concept of the Invention

[0131] Referring to FIG. 1, a plasma reactor includes a sealed cylindrical chamber 100 enclosed by a cylindrical side wall 105, a disk-shaped ceiling 110 and a base 115. A wafer pedestal 120 supports a semiconductor wafer or workpiece 125 to be processed by the reactor. The wafer pedestal 120 may be an electrostatic chuck assembly, as disclosed in co-pending U.S. patent application Ser. No. 08/07,726 filed Jul. 26, 1995 by Kenneth S. Collins et al. entitled “PLASMA SOURCE WITH AN ELECTRONICALLY VARIABLE DENSITY PROFILE” and assigned to the assignee of the present application, the disclosure of which is incorporated herein by reference. A bias RF power generator 130 applies a bias potential to the wafer pedestal 120 through an impedance match circuit 135 of the type well-known in the art. Impedance match circuits are disclosed, for example, in U.S. Pat. No. 5,392,018 to Collins et al. and U.S. Pat. No. 5,187,454 to Collins et al. Gas inlets 137 adjacent the pedestal 120 admit a processing gas such as an etchant precursor gas such as a C_xF_xgas. A vacuum pump 140 evacuates the chamber 100 to a desired pressure. An overhead inductive coil antenna 145 held over the ceiling 110 in an insulating antenna holder 147 is connected to a plasma source RF power generator 150 through another conventional impedance match circuit 155 and inductively couples RF power into the chamber through the ceiling 110.

[0132] In order to provide a uniform ground return for the bias RF power over the entire surface of the wafer 125 and in order to minimize current flow toward the side wall 105, the ceiling 110 is grounded. However, this feature requires the ceiling 110 to perform two functions: (a) act as a conductor that can be grounded and (b) act as a non-conductor so that the RF induction field from the overhead coil antenna 145 can pass therethrough. In order to fulfill its dual-function role, the ceiling 110 is a semiconductor such as silicon. The silicon ceiling 110 may be insulated from conductive member of the chamber by insulators 158. It is felt that the silicon ceiling 110, as a semiconductor, has sufficient conductive properties to act as an electrode or ground plane. In order to vertically confine the plasma closer to the wafer 125 and bring the uniform overhead ground plane into closer proximity to the wafer 125 (i.e., closer than the side wall 105) to minimize sideways plasma current flow to the side wall 105, the silicon ceiling 110 preferably is placed within a distance of the wafer 125 less than the wafer diameter and as close as only a fraction of the wafer diameter (e.g, within a few centimeters for a 20 cm diameter wafer). This distance can be as great as 20 cm and as little as 1 cm although a preferable range is 2-10 cm.

[0133] The ceiling 110 is a semiconductor window of a semiconductor material which is preferably silicon. However, other well-known semiconductor materials may be employed, such as silicon carbide, germanium, III-V compound semiconductors such as gallium arsenide or indium phosphide and II-III-V compound semiconductors such as mercury cadmium telluride. The requisite dopant impurity level at room temperature given a desired resistivity value of the silicon window electrode may be obtained from the graph of FIG. 4.14 of Grove, Physics of Semiconductors, page 113. The temperature of the silicon window 110 must be maintained within a range above which it does not act like a dielectric and below which it does not act like a conductor. The requisite temperature range may be obtained from the graph of FIG. 4.8 of Grove, Physics of Semiconductorsillustrating the electron concentration in n-type silicon as a function of temperature. This graph shows that below about 100° K., the silicon begins to act like a dielectric while above about 600° K. the silicon begins to act like a conductor. It is therefore preferable to maintain the temperature of the silicon ceiling 110 in a range where the carrier electron concentration is fairly constant with respect to temperature, which is within the range between 100° K. and 600° K.

[0134] The advantages of the plasma reactor of FIG. 1 include the even distribution across the entire wafer surface of the plasma source power generated by the overhead coil antenna 145 in comparison with the conventional type of reactor having a coil wound around the side wall. Thus, plasma ion generation is not confined to the vicinity of the side wall but is uniformly distributed over the wafer surface. Plasma ion uniformity is enhanced because the grounded ceiling electrode 110 reduces or eliminates plasma current flow to the side wall 105, in contrast to the sideways current flow in the plasma reactor having an overhead coil antenna over a dielectric ceiling as disclosed in U.S. Pat. No. 4,948,458 referred to above. Also, the close vertical proximity between wafer and ceiling reduces the distance between the wafer and the region in which plasma ions are generated, thereby reducing recombination losses and permitting the chamber pressure to be increased (e.g., to be in the range of 50-200 mTorr, for example). Such an increase in chamber pressure can be desirable for enhancing certain processing performance parameters, such as etch selectivity. The uniformity of plasma ion generation in the embodiment of FIG. 1 (achieved by the overhead coil antenna 145) coupled with the reduction in current flow to the chamber side wall (achieved with the grounded silicon ceiling 110 in close proximity to the wafer 125) reduces or eliminates differences in processing (e.g., etching) at the wafer center and processing at the wafer periphery, thereby widening the processing window. Specifically, the tendency to overetch or punch through at the wafer periphery is reduced while at the same time the tendency to etch stop at small feature sizes at the wafer center is also reduced. Also, the tendency near the wafer periphery to facet the photoresist mask edges and to generally etch the photoresist giving rise to poor etch profile is reduced or eliminated. Thus, the plasma reactor of FIG. 1 can provide at very small feature sizes aggressive etch performance across the entire wafer surface with superior etch profile and superior etch selectivity with little or no microloading. Moreover, since there is little or no participation of the side wall 105, consumption of reactor components and the associated operating cost is significantly reduced. Accordingly, the invention provides a revolutionary advance in the art.

[0135] There are, however, a number of potential problems which, if not resolved, could render the reactor of FIG. 1 impractical. First, there is the problem of whether the silicon ceiling 110 will block the RF induction field of the overhead coil antenna 145 from ever reaching the chamber 100. For example, the impedance of the silicon ceiling 110 to the RF induction field may be too great to permit transmission therethrough. This may be affected by the dopant impurity concentration in the silicon ceiling 110 or by the temperature of the silicon ceiling 110. Alternatively, the RF induction field skin depth through the silicon ceiling 110 may not exceed the ceiling thickness, thus preventing transmission therethrough. Also, the RF induction field skin depth through the plasma in the chamber 100 may be greater than the chamber height (i.e., the wafer-top electrode gap), so that the RF induction power may not be efficiently coupled to the plasma. Another problem is that the close proximity of the ceiling 110 to the wafer 125 may be insufficient to separate the plasma sheath near the ceiling 110 from the plasma sheath near the underlying wafer 125, thereby shorting out the plasma from top to bottom.

[0136] Also, insertion of the silicon material of the ceiling 110 into the RF return path of the bias RF power generator 130 may occasion significant RF bias power losses. Finally, there may not exist a suitable or practical range of resistivity values for the semiconductor window within which an RF inductive field can be coupled without undue loss or attenuation. These problems are solved or otherwise disposed of in the analyses that follows immediately below.

[0137] The Induction Field's Skin Depth Through the Plasma is Sufficiently Short so That Power is Efficiently Absorbed in the Plasma:

[0138] The skin depth of the RF induction field from the overhead coil antenna 145 is less than the ceiling-to-wafer height (e.g., on the order of the wafer diameter or less), so that the power from the coil antenna 145 is inductively coupled to the plasma efficiently. This may be shown for two cases, namely a collisional skin depth in which the plasma source RF angular frequency is much less than the plasma momentum transfer elastic collision frequency, and a collisionless skin depth in which the plasma source RF angular frequency is much greater than the plasma momentum transfer elastic collision frequency.

[0139] The collisional skin depth δ_cof the RF induction field through the plasma is computed as follows:

[0140] δ_c=(2τ_m/ω)^½c[(e²n_e)/(ε₀m_e)]^−½, (1)

[0141] where:

[0142] τ_m=1.4·10⁷sec⁻¹is the electron-to-neutral momentum transfer collision frequency for an Argon plasma at a temperature of 300° K. and a chamber pressure of 5 mTorr,

[0143] ω=12.57·10⁶radians/sec is the angular frequency of the induction field RF power source applied to the coil antenna,

[0144] c=3·10⁸meters/sec is the speed of light,

[0145] e=1.6022·10⁻¹⁹coulomb is the electron charge,

[0146] n_e=5·10¹⁷meters⁻³is the applicable electron density,

[0147] ε₀=8.85·10⁻¹²farads/meter is the electrical permittivity of free space, and

[0148] m_e=9.1095·10⁻³¹kg is the electron mass.

[0149] Substituting the foregoing values into Equation 1 yields:

[0150] δ_c=1.1 cm (2)

[0151] as the collisional skin depth.

[0152] The collisionless skin depth δ_pof the RF induction field through the plasma is computed as follows:

[0153] δ_p=c[(e²n_e)/(ε₀m_e)]^−½. (3)

[0154] Substituting the foregoing values into Equation 3 yields:

[0155] δ_p=0.8 cm (4)

[0156] as the collisionless skin depth. Thus, in either case the skin depth of the RF induction field is significantly less than the wafer-to-ceiling height, so that the RF source power is efficiently absorbed by the plasma.

The Induction Field's Skin Depth Through the Silicon Ceiling is Greater Than the Ceiling Thickness, so That it can Extend Through the Ceiling

[0157] The RF induction field of the coil antenna 145 has a skin depth in silicon that far exceeds the one-inch (2.54 cm) thickness of the silicon ceiling. Therefore, the RF induction field is sufficiently deep to penetrate the silicon ceiling 110, provided the resistive losses are sufficiently small. This may be closely estimated by computing the skin depth δ of a uniform plane wave incident on an infinite planar silicon slab:

[0158] δ=[πfσμ]^−½,

[0159] where:

[0160] f=2 MHz is the frequency of the RF power source 130 connected to the coil antenna 145,

[0161] μ=4π·10⁻⁷Henries/meter is the magnetic permeability of the silicon slab, and

[0162] σ=3.33 Ω⁻¹meters⁻¹is the conductance of the 30 Ω−cm resistivity silicon slab.

[0163] Substituting the foregoing values into the equation for δ yields:

[0164] δ=0.195 m,

[0165] so that the skin depth is about eight times the thickness of the silicon ceiling 110 and therefore the RF induction field has a penetration depth well into the chamber 10, provided the silicon ceiling 110 does not pose a high impedance to the RF induction field.

The Silicon Ceiling Poses a Low Impedance to the RF Induction Field

[0166] Transmission of an RF induction field through an embodiment of the silicon ceiling 110 consisting of a disc-shaped silicon slab of 30 Ω−cm resistivity at room temperature measuring 13.5 inches in diameter and 1 inch in thickness was tested at room temperature by placing induction coils on opposite sides of the slab, connected the coil on one side of the slab to a variable frequency RF source and connecting the coil on the other side to a multichannel analyzer and then sweeping the frequency of the RF source from 1 kHz to 10 MHz. The resulting output of the multichannel analyzer is illustrated in FIG. 2. For the curve labelled “magnitude”, the vertical axis is the ratio of the magnitudes of the received and transmitted signals and extends from a value of unity at the top of the scale and falls in 0.1 unitless increments, while the horizontal axis is frequency and extends from 1 kHz on the left to 10 MHz on the right. For the curve labelled “phase”, the vertical axis is the difference between the phase angles of the received and transmitted signals and extends from a value of 20° at the top of the scale and falls in 20° increments. The graph of FIG. 2 clearly indicates that there virtually is no loss of RF power through the silicon slab out to 2 MHz and that there is relatively little loss above 2 MHz.

[0167] While FIG. 2 illustrates the results obtained with a discoid silicon slab, FIG. 3 illustrates results obtained at room temperature with a cylindrical silicon slab having a 12.3 inch outside diameter, a 1 cm wall thickness. A 5-turn transmission coil was wound around the outside of the cylindrical slab for transmitting RF power into the interior volume surrounded by the cylindrical silicon slab. Measurements were taken at the center of the interior volume from an 8-turn receiver coil having a 2.3 inch outside diameter and a 3 inch length. For the curve labelled “magnitude”, the vertical axis is the ratio of the magnitudes of the received and transmitted signals and extends from a value of unity at the top of the scale and falls in 0.1 unitless increments, while the horizontal axis is frequency and extends from 1 kHz on the left to 10 MHz on the right. For the curve labelled “phase”, the vertical axis is the difference between the phase angles of the received and transmitted signals and extends from a value of at the top of the scale and falls in 20° increments. The graph of FIG. 2 clearly indicates that there virtually is no loss of RF power through the silicon slab out to 2 MHz and that there is relatively little loss above 2 MHz. Thus, the silicon ceiling 110 is nearly transparent to the RF induction field.

The Silicon Ceiling Poses a Low Impedance to the RF Induction Field Over a Wide Temperature Range

[0168] The tests described above with reference to FIGS. 2 and 3 were repeated at silicon temperatures of 200° and 250° and similar results were obtained, demonstrating that the temperature of the silicon ceiling 110 may be varied over a wide range to adjust the polymerization and fluorine scavenging processes as desired. However, at temperatures well above 300° C. the silicon ceiling 110 becomes intrinsic and therefore cuts off the RF induction field of the overhead coil antenna 145 from reaching the chamber 100. It is preferable to employ a high resistivity silicon (e.g., 30 Ω−cm at room temperature) in the ceiling 110. Otherwise, using, for example, 0.01 Ω−cm resistivity silicon in the ceiling 110 would require reducing the frequency of the RF induction field to the kHz range or below in order to couple through the silicon ceiling. Another option is to reduce the ceiling thickness.

The Silicon Ceiling Adds Virtually no Losses in the Return Path of the Bias RF Power Source

[0169] That the RF power loss occasioned by insertion of the silicon ceiling 110 in the RF return path for the bias power generator 130 is low may be seen by computing the resistance of a silicon slab to a current flux normal to the slab's flat surface assuming a skin depth much greater than the slab thickness and assuming the presence of a perfect conductor ground plane on the back of the silicon slab. This resistance is shown to be far less than the measured driving point RF impedance at the wafer pedestal 120, so that the insertion of the silicon ceiling causes only a fractional increase in the overall bias RF power loss.

[0170] The resistance R_slabof the silicon slab to a current flux normal to the surface is computed as follows:

[0171] R_slab=Γt(d/2)⁻²/π,

[0172] where:

[0173] t=0.0254 m is the slab thickness,

[0174] d=0.318 m is the slab effective diameter exposed to the current flux, and

[0175] Γ=0.30 Ω−m is the resistivity of the 30 Ω−cm resistivity silicon at room temperature.

[0176] Substituting the foregoing values into the equation for R_slabyields for the slab resistance:

[0177] R_slab=0.096Ω.

[0178] The driving point impedance Z at the wafer pedestal 120 has been measured in typical parallel electrode plasma reactor of the type illustrated in FIG. 1 (with a 2.0 MHz plasma power source RF induction field from a coil antenna and an applied RF bias on the pedestal of 1.8 MHz) as 38.7Ω at an angle of 50.1°. The real part of this driving point impedance is:

[0179] Re(Z)=38.7Ω cos(50.1°(180/π))∞24Ω.

[0180] The fractional increase in RF power loss occasioned by the insertion of the silicon ceiling is:

[0181] R_slab/Re(z)=0.096/24=0.004,

[0182] which is a very small fraction. Thus, the insertion of a silicon slab into the RF return path of the RF bias power generator 130 adds only a negligible amount of resistance.

The Plasma DC Sheath Thickness is Sufficiently Short to Avoid Shorting Between the Ceiling and the Wafer

[0183] There is a sheath at the edge of the plasma across which the ion density falls from the plasma ion density value to zero. If the sheath at the wafer surface meets the sheath at the chamber ceiling, there is no plasma in the chamber. The high voltage plasma DC sheath thickness, s, is computed as follows:

[0184] s=(2^½/3)[(ε₀·T_e)/(e·n_e)]^½(2·V₀/T_e)^¾,

[0185] where:

[0186] ε₀=8.85·10⁻¹⁴farads/cm is the electrical permittivity of free space,

[0187] T_e=5 eV is the mean electron temperature assuming a Maxwellian distribution,

[0188] e=1.6022·10⁻¹⁹coulombs is the electron charge,

[0189] n_e=5·10¹¹cm⁻³is the average electron density in the bulk plasma adjacent the sheath, and

[0190] V₀=300 Volts is the DC voltage across the plasma sheath.

[0191] Substituting the foregoing values into the equation for s yields:

[0192] s=0.04 cm,

[0193] so that the plasma sheath thickness is only a small fraction of the wafer-to-ceiling distance and therefore there is no risk of the top and bottom sheaths intersecting.

There is a Wide Range of Resistivity Values for a Semiconductor Window Electrode Through Which RF Power May be Coupled with Low Attenuation Losses

[0194] In order to ascertain a range of resistivity values of a semiconductor window through which an inductive RF field is to be coupled or transmitted with low attenuation losses, a thickness of the window must be selected, the frequency of the RF inductive field must be selected and a minimum ratio r of RF skin depth to window thickness must be specified. In a first example, the window thickness is T=0.0254 meter, the RF frequency f is 2·10⁶s⁻¹and the minimum ratio of RF skin depth to window thickness is r=5. For this first example, the minimum resistivity for the semiconductor window is calculated assuming:

[0195] μ=4π·10⁻⁷Henries/meter is the magnetic permeability of the semiconductor window,

[0196] S=r·T is the skin depth of the RF induction field in the semiconductor window. The minimum resistivity Γ_minis then computed by the following equation:

[0197] Γ_min=s²·π·f·μ

[0198] Substituting the values given above into this equation, the minimum resistivity for this first example is:

[0199] Γ_min=12.735 Ω−cm.

[0200] Next, the maximum resistivity must be computed for this first example. For purposes of the following analysis, it will be assumed that there is a ground plane transmissive to the RF induction field behind the semiconductor window. The real part of the RF bias plasma load impedance must be defined, the acceptable loss L must be defined and the effective plasma interaction diameter d of the semiconductor window must be defined. In this first example, the real part R of the RF bias plasma impedance is:

[0201] R=−25,

[0202] the acceptable loss (normalized at 100%=1) is

[0203] L=0.01,

[0204] the effective plasma interaction diameter of the semiconductor window is

[0205] d=0.318, from which the effective plasma interaction area A is computed as A=π(d/2)².

[0206] The maximum resistivity Γ_maxis given by the following equation:

[0207] Γ_max=L·R·A/T.

[0208] Substituting the foregoing values into this equation yields:

[0209] Γ_mix=78.172 Ω−cm.

[0210] Therefore, in this first example, the resistivity of the semiconductor may lie anywhere within the range between 12.735 Ω−cm and 78.172 Ωcm.

[0211] In a second example, the semiconductor window thickness is reduced by a factor of ten so that T=0.00254 meters. In this case, Γ_minis reduced to 0.127 Ω−cm, while Γ_maxincreases to 781.719 Ω−cm.

[0212] In a third example, the parameters of the second example are repeated except that the frequency of the RF induction field is reduced to 100 kHz (f=0.1·10⁶s⁻¹). In this case, Γ_minis reduced to 0.006 Ω−cm, while Γ_maxis unchanged (from the second example) at 781.719 Ω−cm.

[0213] In a fourth example, the parameters of the first example are adopted except that the frequency of the RF induction field is increased to 10 MHz (f=10·10⁶s⁻¹). In this case, Γ_minis increased to 63.675 Ω−cm, while Γ_maxis decreased to 78.172 Ω−cm, thus narrowing the range somewhat relative to the other examples.

[0214] Thus, the useful range of resistivity values is broad. If the semiconductor window is a 2.54 cm-thick silicon slab and the RF frequency of the induction field is 2 MHz, then the preferred resistivity is 30 Ω−cm.

Other Preferred Embodiments of the Invention

[0215] While the silicon ceiling 110 is grounded in the preferred embodiment of FIG. 1, in the embodiment FIG. 4 power from the RF generator 130 is split by a power splitter 160 between the pedestal 120 and the silicon ceiling 110. In order to provide a ground return path, the side wall 105 may be a grounded conductor. In FIG. 5, the silicon ceiling 110 is driven independently from the wafer pedestal 120 by a separate RF power generator 165 through a conventional impedance match circuit 170. While the embodiment of FIG. 1 employs a single coil as the inductor antenna 145, in the embodiment of FIG. 6 the inductor antenna 145 is comprised of plural (in this case, two) independently driven coils, namely an inner coil 175 overlying the wafer center and an outer coil 180 overlying the wafer periphery. In the implementation of FIG. 6, the inner and outer coils 175, 180 are planar concentric coils driven by separate plasma source power generators 185, 190. The advantage is that plasma variations along the radius of the chamber 100 can be compensated by selecting different power levels from the two RF generators 185, 190. In a prototype of the embodiment of FIG. 6, the inner and outer coils consisted of nine turns each. A fixed impedance match was realized using parallel and series capacitors 195, 200 connected to the input and return ends, respectively, of the inner coil 175 and parallel and series capacitors 205, 210 connected to the input and return ends, respectively, of the outer coil 180.

[0216] In a working example, the plasma source RF power generator 155 produced 2600 Watts at 2.0 MHz, the bias RF power generator 130 produced 1600 Watts at 1.8 MHz, C₂F₆gas was pumped into the chamber 100 at a rate of 30 sccm with 100 cc of Argon, the chamber pressure was maintained at 6.5 mTorr and the temperature of the silicon ceiling 110 was maintained at 200° C. Under these conditions, the parallel and series capacitors 195, 200 of the inner coil 175 had capacitances of 8.19699 nanoFarads and 2.12631 nanoFarads, respectively, while the parallel and series capacitors 205, 210 of the outer coil 180 had capacitances of 4.45572 nanoFarads and 1.09085 nanoFarads, respectively. By shorting one of the inner and outer coils 175, 180, the input impedance of the other could be measured. Indeed, with the foregoing capacitances being selected, the complex impedance of the inner coil 175 was measured as 51Ω at a complex plane angle of −12° and the complex impedance of the outer coil 180 was measured as 51.8Ω at a complex plane angle of −8.6°. Thus, their impedance nearly matched the standard 50Ω output of the RF generators 185 and 190.

[0217] In the embodiment of FIG. 7, the side wall 105 is replaced by a silicon side wall 215 and inductive coupling is provided by a coil inductor 220 wound around the exterior of the silicon side wall 215 and connected to the plasma source power generator 150′ through the impedance match circuit 155′. In FIG. 7, the silicon side wall 215 is grounded. As in the embodiment of FIG. 4, FIG. 8 illustrates that the power splitter 160 may split RF power from the bias generator 130 between the pedestal 120 and the silicon side wall 215. As in the embodiment of FIG. 5, FIG. 9 shows how the silicon side wall 215 may be independently powered by the-separated RF generator 165 through the match circuit 170. FIG. 10 shows how the silicon ceiling 110 and overhead coil antenna 145 of FIG. 1 may be combined with the silicon side wall 215 and side coil antenna 220 of FIG. 7. FIG. 11 illustrates how the power splitter 160 of FIG. 8 may be employed in the embodiment of FIG. 10 to split power from the bias generator 130 between the side wall 215 and the pedestal 120. FIG. 12 illustrates the combination of the embodiment of FIG. 9 with the overhead coil antenna 145 and silicon ceiling 110 of FIG. 1.

[0218] FIGS. 13A, 13B, 13C and 13D illustrate modifications of the embodiments of FIGS. 1, 4, 5 and 6, respectively, in which the planar silicon ceiling 110 and planar inductive coil antenna 145 have been replaced by a dome-shaped silicon ceiling 230 and a dome-shaped coil antenna 235, respectively. In one implementation, the dome-shaped coil antenna 235 is wound in a helix. FIG. 14 illustrates an embodiment in which the dome-shaped coil antenna 235 extends from near the top of the dome-shaped ceiling 230 and past the bottom of the dome-shaped ceiling 230 to wind around the side wall 105. In this case, at least that portion of the side wall 105 surrounded by the bottom portion of the coil antenna 235 would have to be a non-conductor such as quartz or a semiconductor such as silicon. FIG. 15 illustrates an embodiment corresponding to that of FIG. 10 in which the flat silicon ceiling 110 and the flat coil antenna 145 are replaced by the dome-shaped silicon ceiling 230 and the dome-shaped coil antenna 235 of FIG. 13A.

[0219] FIG. 16 illustrates how a power splitter 250 can be employed to split power from the plasma source RF power generator 150 between the inner and outer coil antennas 175, 180 overlying the silicon ceiling 110 of FIG. 6. An RF power splitter is disclosed in U.S. Pat. No. 5,349,313 to Collins et al. As disclosed in the co-pending Collins et al. patent application incorporated by reference above, a controller 260 can vary the power ratio between the inner and outer coil antennas 175, 180 to compensate for any difference between the plasma ion densities over the wafer center and the plasma ion density over the wafer periphery. FIG. 17A illustrates an embodiment corresponding to that of FIG. 15 in which the power splitter 250 splits RF power from the plasma source power generator 150 between the side coil 220 and the dome-shaped overhead coil 235. FIG. 17B illustrates an embodiment with the dome-shaped silicon ceiling 230 having an inner (upper) dome-shaped coil 270 and an outer (lower) dome-shaped coil 280. The power splitter 250 splits RF power from the plasma source power generator 150 between the inner and outer dome-shaped coils 270, 280. The silicon ceiling 230 and the wafer pedestal 120 of FIG. 17B may be connected in accordance with any one of the embodiments of FIGS. 13A, 13B or 13C. FIG. 18 shows how the power splitter 250 can split power from the plasma source RF power generator 150 between the overhead coil antenna 145 and the side coil antenna 220 of FIG. 10.

[0220] FIG. 19 illustrates how the power splitter 250 can split power from the plasma source RF generator 150 between the overhead coil antenna 145 and the silicon ceiling 110. In the embodiment of FIG. 19, the wafer pedestal 120 can either be grounded are connected to the bias RF power generator 130 through the impedance match circuit 135. FIG. 20 illustrates how the power splitter 250 can split power from the RF generator 150 between the overhead coil antenna 145 and the wafer pedestal 120. In the embodiment of FIG. 20, the silicon ceiling 110 can either be grounded or can be connected to the separate RF power generator 165 through the match circuit 170. FIG. 21 is an embodiment corresponding to that of FIG. 19 but employing the dome-shaped silicon ceiling 230 and the dome-shaped coil antenna 235 in lieu of the flat silicon ceiling 110 and the planar coil antenna 145 of FIG. 19. FIG. 22 is an embodiment corresponding to that of FIG. 20 but employing the dome-shaped silicon ceiling 230 and the dome-shaped coil antenna 235 in lieu of the flat silicon ceiling 110 and the planar coil antenna 145 of FIG. 20.

[0221] FIG. 23 illustrates an embodiment in which the silicon ceiling 110 and the wafer pedestal 120 are each the RF ground return for the other. The ceiling and pedestal 110, 120 are driven through respective impedance match circuits 280, 290 by respective independent RF power generators 300, 305 of respective RF frequencies f₁and f₂through respective RF isolation filters 310, 315 and are each connected to ground through respective ground RF filters 320, 325. The isolation filters 310, 315 prevent the RF energy from either one of the RF power generators 300, 305 from reaching the other. The ground RF filters 320, 325 permit each one of the ceiling and pedestal 110, 120 to return to ground the RF power radiated across the chamber 100 by the other. At the same time, the ground RF filters 320, 325 prevent the RF power applied to either one of the ceiling and pedestal 110, 120 from being shorted directly to ground. Specifically, the isolation filter 310 connected between the silicon ceiling 110 and the RF power generator 300 of frequency f₁passes RF power at the frequency f₁and blocks RF power at the frequency f₂. The isolation filter 315 connected between the wafer pedestal 120 and the RF power generator 305 of frequency f₂passes RF power at the frequency f₂and blocks RF power at the frequency f₁. The ground filter 320 connected between the silicon ceiling 110 and ground passes RF power at the frequency f₂and blocks RF power at the frequency f₁. The ground filter 325 connected between the wafer pedestal 120 and ground passes RF power at the frequency f₁and blocks RF power at the frequency f₂.

[0222] The impedance match circuits 280, 290 are of the conventional type discussed previously herein and employ voltage and current sensors or impedance match transducers (not shown) in the conventional manner to measure actual input impedance. In order to prevent the RF power from either one of the two RF generators 30b, 305 from interfering with the operation of the impedance match circuit of the other, respective match isolation filters 330, 335 are connected between the impedance match transducers and the transducer inputs to the impedance match circuits 280, 290, respectively. The match isolation filter 330 at the input to the f₁match circuit 280 passes RF power at the frequency f₁and blocks RF power at the frequency f₂. The match isolation filter 335 at the input to the f₂match circuit 290 passes RF power at the frequency f₂and blocks RF power at the frequency f₁.

[0223] The various RF filters 310, 315, 320, 325, 330, 335 may be constructed of passive reactive components (capacitors and inductors) using techniques well-known in the art. If the two frequencies f₁, f₂are widely separated (e.g., by an octave), then the various RF filters 310, 315, 320, 325, 330, 335 can be suitable high-pass and low-pass filters with the suitably selected cut-off frequencies. Otherwise, if the two frequencies f₁, f₂are not sufficiently separated, then the various RF filters 310, 315, 320, 325, 330, 335 should be bandpass or band reject filters centered at the appropriate frequencies.

[0224] FIG. 24 illustrates an embodiment corresponding to that of FIG. 23 but employing the dome-shaped silicon ceiling 230 and dome-shaped coil antenna 235 of FIG. 13A in lieu of the flat silicon ceiling 110 and planar coil antenna 145 of FIG. 23.

[0225] FIG. 25A illustrates the use of a conductive backplane 400 on the upper side or back surface of the silicon ceiling 110. The electrical potential (e.g., ground or, alternatively, the output of an RF generator) to be applied to the silicon ceiling 110 is applied directly to the conductive backplane 400 for uniform distribution across the back surface of the ceiling 110. The backplane 400 may be of any highly conductive material such as aluminum or copper, for example. Moreover, the backplane 400 must have sufficient openings or apertures to prevent the formation of eddy currents by the inductive RF field of the overhead coil antenna 145 which would block transmission of the RF inductive field through the backplane 400. For example, the top view of FIG. 25B illustrates that the conductive backplane 400 may be in the shape of a star, with plural conductive arms 405 extending radially from a conductive center 410. Preferably, the spaces or apertures 415 between the conductive arms 405 are of a characteristic width on the order of the thickness of the silicon ceiling 110. This feature provides uniform current distribution and vertical current flow through the silicon ceiling 110. The center connected arms of the embodiment of FIG. 25B may be preferable in the case of silicon laminated on ceramic for ease of fabrication. FIG. 25C illustrates an alternative embodiment of the conductive backplane 400 which consists of an outer conductive annulus 420 with plural conductive arms 425 extending from the conductive annulus 420 radially inwardly toward an imaginary center point 430. The apertures 435 between the conductive arms 425 are of a characteristic width on the order of the thickness of the silicon ceiling 110, as shown in FIG. 25C. Preferably, electrical contact is made along the entire annulus 420. Preferably, the outer conductive annulus 420 is beyond the effective radial range of the RF inductive field.

[0226] Preferably, the silicon ceiling is about 1 inch (2.54 cm) thick for a 13 inch (32 cm) diameter wafer to provide structural integrity and an anti-implosion safety factor in excess of 10. However, to significantly reduce the thickness of the silicon ceiling (e.g., to a fraction of an inch), FIG. 26 illustrates how the silicon ceiling 110 and its backplane 400 may be bonded to a strong support substrate 500 such as a ceramic disk. The overhead inductive coil antenna holder 147 is placed over the substrate 500. In order to control the temperature of the silicon ceiling 110, a heater layer 510 is placed on top of the antenna holder 147 and a cooling plate 520 is placed on top of the heater layer 510. FIG. 27 illustrates how the role of the substrate 500 and the role of the antenna holder 147 may be merged into a single member by employing a strong material such as a ceramic in the antenna holder 147 and bonding the silicon ceiling 110 with its conductive backplane 400 directly to the antenna holder 147.

[0227] FIG. 28 illustrates an embodiment of the invention employing an alternative antenna holder 147′ consisting of a conductor such as aluminum or copper, for example. In this embodiment, an insulating material 146 is provided between the windings of the inductive coil antenna 145 and the conductive antenna holder 147′. In order to prevent the conductive antenna holder 147′ from blocking the RF inductive field of the coil antenna 145, each turn of the antenna 145 nests within a groove-shaped aperture 550 in the antenna holder 147′, each aperture 550 opening to the bottom surface 147aof the conductive antenna holder 147′. The conductive antenna holder 147′ of FIG. 28 may also serve as the conductive backplane for the silicon ceiling 110 as well as the strong supportive substrate for the ceiling 110, in which case the silicon ceiling 110 is bonded directly to the conductive antenna holder 147′ of FIG. 28. However, a preferable option is to interpose the star-shaped conductive backplane 400 between the silicon ceiling 110 and the conductive backplane 147′ of FIG. 28. FIG. 29 illustrates another embodiment of the conductive antenna holder 147′ having a pair of wide concentric annular apertures 560, 565 in which respective ones of the inner and outer coil antennas 175, 180 of FIGS. 6 or 16 nest. The annular apertures 560, 565 open at the bottom surface 147aof the antenna holder so that there is no blockage of the RF induction field. In this embodiment, as FIG. 28, the conductive antenna holder can also serve as the conductive backplane for the silicon antenna (in lieu of the star-shaped conductive backplane 400) and as the strong supportive substrate for the silicon ceiling 110 (in lieu of the supportive substrate 500) and therefore may bonded directly to the silicon ceiling 110. Preferably, however, the star-shaped conductive backplane is interposed between the conductive antenna holder 147′ and the silicon ceiling 110 and is bonded with the silicon ceiling 110 to the antenna holder 147′.

[0228] The overhead coil antenna 145 has been described above as consisting of a single concentric spiral winding or of inner and outer concentric spiral windings 175, 180. FIGS. 30A, 30B and 30C illustrate an alternative design of the overhead coil antenna 145 having non-concentric windings. Specifically, in FIG. 30A there is an outer circular conductor 600 which is of very low inductance and low resistance so as to be at least nearly equipotential along its entire circumference. Plural spiral conductors 610 radiate inwardly in involute paths from the outer conductor 600 to a center point 620 joining all of the spiral conductors 610. Plasma source RF power (from the RF generator 150) is applied between the outer conductor 600 and the center point 620. As illustrated in FIG. 30B, the involute spiral conductors 610 lie in a plane, while FIG. 30C illustrates an alternative embodiment for use with the dome-shaped ceiling 230 in which the involute spiral conductors 610 form a dome. A dome shape, such as the dome shapes employed in the various embodiments disclosed in this specification may be non-linear or hemispherical or conical or a rotation of some arcuate curve such as a conical section or the combination of two different radii (as disclosed earlier in this specification).

[0229] FIGS. 31A, 31B and 31C illustrate another non-concentric embodiment of the overhead coil antenna. FIG. 31B corresponds to the planar case while FIG. 31C corresponds to the dome-shaped case. An outer circular conductor 700 has plural arcuate conductive arms 710 radiating inwardly therefrom terminating at ends 715A, 715B, 715C. A center point 720 has plural arcuate conductive arms 730 radiating outwardly therefrom and terminating at ends 740A, 740B, 740C. As employed in the embodiment of FIG. 16, RF power from one output of the power splitter 250 of FIG. 16 is applied between the outer circular conductor 700 and the ends 715, while RF power from the other output of the power splitter 250 is applied between the center point 720 and the ends 740.

[0230] The conductor of the inductive antenna may follow any suitable three-dimensional path. For example, FIG. 32 illustrates a non-planar or 3-dimensional embodiment of the coil antenna 145 consisting of dual concentric cylindrical helical windings, namely an outer cylindrical helix 800 and an inner cylindrical helix 810 all formed with the same conductor. FIG. 33 illustrates how a pair of dual concentric cylindrical helical windings of the type illustrated in FIG. 32, namely an inner dual concentric cylindrical helical winding 820 and an outer dual concentric cylindrical helical winding 830 can be employed as the inner and outer windings of the overhead inductive antenna in the embodiment of FIG. 16, in lieu of the inner and outer planar windings 175, 180 of FIG. 16.

[0231] FIG. 34 illustrates another non-planar embodiment of the inductive antenna 145 of FIG. 1 consisting of stacked layers 840a, 840b, 840cof spiral windings 850.

[0232] As mentioned previously herein, one factor that can give rise to plasma etch processing differences between the wafer center and the wafer periphery non-uniform etch precursor gas distribution. Such non-uniformity in gas distribution arises from the introduction of the gas from the side of wafer pedestal through the gas inlets 137, so that there is relatively more etchant precursor gas near the wafer periphery and relatively less etchant precursor gas near the wafer center. This problem is addressed in the embodiment of the silicon ceiling 110 of FIGS. 35A, 35B, 35C, 35D and 35E, which includes a center gas feed system built into the silicon ceiling 110 for introducing the etch precursor gas directly over the wafer in a symmetrical manner relative to the wafer center.

[0233] Referring to FIG. 35D, the 1-inch thick silicon ceiling 110 has an approximately 0.33-inch deep 3.5-inch diameter counterbored opening 900 in its top surface. Preferably, as shown in FIG. 35E, about twenty-two symmetrically placed 0.20-inch diameter holes 910 are drilled down from the top surface of the counterbore opening 900 through about 80% of the thickness of the ceiling 110. Small 0.030-inch diameter holes 920 concentric with the larger holes 910 are laser-drilled from the bottom surface of the silicon ceiling 110. As shown in FIGS. 35A and 35B, a disk-shaped gas feed top 930 fits snugly within the counterbore opening 900 in the top surface of the silicon ceiling 110. The bottom surface of the gas feed top 930 has an approximately 0.01-inch deep 3.3-inch diameter counterbore opening 940 therein which forms a gas distribution manifold. A center gas feed pipe 950 passes through the center of the gas feed top 930 and opens into the counterbore opening 940. The bottom peripheral corner of the gas feed top has a step 960 cut out therein, the step 960 being 0.143-inch deep and extending 0.075-inch radially inwardly. The step 960 creates a circumferential pocket into which an annular teflon seal 970 having dimensions matching those of the step 960 snugly fits. Preferably, the teflon seal 970 has a U-shaped cross-section, as illustrated in FIG. 35C. An annular steel wire stiffener 975 within the teflon seal 970 provides stiffness for the seal 970.

[0234] The center gas feed silicon ceiling of FIGS. 35A-E can be employed as the silicon ceiling 110 in the embodiment of FIG. 16 in combination with the independently adjustable inner and outer inductive coil antennas 175, 180 controlled through the power splitter 250 by the electrical controller 260. The advantage is that the reactor's center-to-edge etch uniformity is enhanced by the uniform etchant precursor gas distribution across the wafer surface achieved with the center gas feed silicon ceiling 110 of FIGS. 35A-E, and any residual center-to-edge etch non-uniformity can be precisely compensated by judiciously adjusting, using the controller 260, the relative proportion of power levels applied to the inner and outer coil antennas 175, 180 in the manner disclosed in the co-pending application of Collins et al. referred to above. As a result, the wafer center-to-edge etch uniformity is optimized to a degree not attainable in the prior art without sacrificing etch profile, etch selectivity and etch rate at very small feature sizes.

[0235] FIG. 36A illustrates another preferred embodiment of the center gas feed silicon ceiling which better protects the gas feed top from the plasma. In this embodiment, a shoulder 980 is provided along the circumferential edge of the counterbore opening 900 in the silicon ceiling 110. A silicon wafer 985 rests on the shoulder 980 and separates into two separate chambers the counterbore opening 900 in the top of the silicon ceiling 110 and the counterbore opening 940 in the bottom of the gas feed top 930. The silicon wafer 985 has plural gas feed holes 986 drilled therethrough which are all laterally displaced from the gas feed holes 910 in the silicon ceiling 110. The interposition of the silicon wafer 985 in this manner eliminates any direct-line path to the gas feed top 930 for plasma ions diffusing upwardly from the chamber through the holes 920. This feature better protects the top 930 from attack by the plasma. The top 930 is either a material such as a semiconductor or a dielectric which does not appreciably attenuate the RF inductive field, or, if its diameter is less than the diameter of the center null of the inductive antenna, may be a conductor such as stainless steel.

[0236] In the embodiments of FIGS. 35A-E and 36A, the gas feed holes 910, 920 are grouped about the center of the ceiling 110. However, in either embodiment the holes 910, 920 may be distributed from the center out to the periphery, if desired, or may be grouped about the periphery instead of the center. This is illustrated in FIG. 36B, in which the gas feed holes 910, 920 are distributed about the periphery of the ceiling 110.

[0237] FIG. 37A illustrates a modification applicable to any of the embodiments employing a flat silicon ceiling 110, such as, for example, the embodiment of FIG. 1, in which an insulated grounded Faraday shield 990 is interposed between the overhead inductive antenna 145 and the silicon ceiling 110. The Faraday shield is of the conventional type whose shape is best shown in the top view of FIG. 37B and is used to reduce capacitive coupling from the inductive antenna 145 to the plasma. FIG. 38A illustrates a modification applicable to any of the embodiments employing a dome-shaped silicon ceiling 230, such as, for example, the embodiment of FIG. 13A, in which an insulated grounded Faraday shield 990 is interposed between the overhead inductive antenna 145 and the silicon ceiling 230. FIG. 38B illustrates an embodiment corresponding to the embodiments of FIGS. 7-9 having a cylindrical side semiconductor window electrode 215 and a cylindrical side inductive antenna 220, with the additional feature of a cylindrical Faraday shield 990′ interposed between the inductive antenna 220 and the cylindrical semiconductor window electrode 215.

[0238] FIG. 39A is a proportional drawing illustrating a preferred arrangement of the elements described previously herein in a plasma etch reactor. FIG. 39B is a cross-section of a tube-shaped conductor employed in implementing the overhead inductive antenna, the interior volume of the tube being used to pump a coolant such as water.

[0239] Each of the foregoing embodiments has been described as employing an electrical connection of the semiconductor window to an electrical potential such as an RF power source or ground, thereby employing the semiconductor window as an electrode. However, such an electrical connection and the use of the semiconductor window as an electrode is not necessary. In fact, the semiconductor window may be allowed to float electrically and left unconnected, rather than being employed as an electrode. It would nevertheless provide certain advantages even though not necessarily functioning as an electrode. One advantage is that the semiconductor material (e.g., silicon) of the semiconductor window is less liable to be a source of contamination, in comparison with other materials (e.g., quartz or aluminum) typically employed in or near the ceiling of a typical plasma reactor. Another advantage is that the semiconductor window is a scavenger for fluorine. Thus, the semiconductor window can function simultaneously both as a shield for the inductive antenna and as a scavenger for fluorine.

[0240] Any of the embodiments described above may be modified by placing both the semiconductor window electrode and its overlying coil inductor inside the chamber. In this modification, the semiconductor window electrode is not part of the chamber enclosure but rather rests under the ceiling of the enclosure. For a planar semiconductor window electrode of the type employed in the embodiments of FIGS. 1, 4-12, 16, 18-20, 23 and 37A. FIG. 40 illustrates the planar semiconductor window electrode 110 and the planar inductive antenna 145 inside the chamber 100 under and separate from a chamber ceiling 106. For a curved or dome-shaped semiconductor window electrode of the type employed in the embodiments of FIGS. 13A-15, 17A, 17B, 21, 22, 24 and 38, FIG. 41 illustrates the dome-shaped semiconductor window electrode 230 and the conformal inductive antenna 235 inside the chamber 100 under the chamber ceiling 106. For a cylindrical semiconductor window as employed in the embodiments of FIGS. 7-9, FIG. 41B illustrates a cylindrical semiconductor window 230′ and cylindrical inductive antenna 235′ inside the chamber 100.

[0241] While the semiconductor window of each of the foregoing embodiments has been illustrated as a monolithic structure, in accordance with one modification the semiconductor window may be segmented into plural members. Specifically, in FIGS. 42 and 43 the planar semiconductor window 110′ (corresponding to the planar semiconductor window electrode 110 of FIGS. 1 or 40, for example) is comprised of a center disk 110aand a peripheral annulus 110bsurrounding and concentric with the disk 110a. Preferably, the disk 110aand annulus 110bare of the same semiconductor material such as silicon or any one of the other exemplary semiconductor materials suggested above. In one embodiment, the relative center-to-edge etch performance is adjusted by applying different levels of RF power to the annulus 110aand disk 110bas desired. This is best accomplished by employing a single RF source 150 feeding an RF power splitter 160 having respective RF power outputs applied to the disk 110aand annulus 110b. This requires a third terminal (e.g., a grounded electrode) such as conductive side wall connected to RF ground (not shown in FIG. 42). If, for example, the etch rate near the center of the wafer were greater than at that near wafer periphery, the RF power splitter 160 could be adjusted to apply more RF power to the center disk 110aand relatively less to the peripheral annulus 110bof the semiconductor window. Moreover, for even greater control over the center-to-edge etch performance, the split inner and outer inductive antenna sections of FIGS. 6, 13D, 16 or 17B may be combined with the split semiconductor window electrodes 110a, 110b. Specifically, FIG. 42 illustrates the inner and outer inductive antennas 175, 180 of FIG. 16 combined with the inner disk 110aand outer annulus 110bof the semiconductor window electrode. As in FIG. 16, the power splitter 250 has separate RF power outputs connected to respective ones of the inner and outer inductive antennas 175, 180.

[0242] FIG. 44 illustrates an embodiment corresponding to FIG. 42 in which the split semiconductor window electrode is arcuate or dome-shaped. In FIG. 44, the semiconductor window electrode center disk 110acorresponds to the center portion of a dome while the semiconductor window electrode peripheral annulus 110bcorresponds to the outer portion of a dome and a contiguous cylinder at the circumferential base of the dome. FIG. 45 illustrates a modification of the embodiment of FIG. 44 in which the curvature of the dome nearly disappears so that the center disk 110ais virtually planar while the annulus 110bis virtually a cylindrical side wall.

[0243] While the third terminal requisite for the RF power splitting of FIGS. 42-45 has been described as a grounded side wall, in accordance with another modification the third terminal may be the semiconductor window peripheral annulus 110bwhile the RF power is split between the semiconductor window center disk 110aand some other entity such as the wafer pedestal 120. FIGS. 46 and 47 illustrate how this latter modification changes the embodiments of FIGS. 42 and 44, respectively. Such a modification carried out on the embodiment of FIG. 45 results in an embodiment corresponding to that of FIG. 13B. In the embodiments of FIGS. 46 and 47, the RF power splitter 250 has one of its RF power outputs connected to the semiconductor window center disk 110aand its other output connected to the wafer pedestal 120, while the semiconductor window peripheral annulus 110bis grounded.

[0244] The effective plasma interaction area of the semiconductor window may be changed to change the ratio of the effective plasma interaction areas of the semiconductor window and the wafer/wafer pedestal. There are three regimes for this area ratio:

[0245] (1) Symmetrical: the effective plasma interaction areas are about the same (the area ratio being about 1), so that both the wafer and the semiconductor window electrode have the same plasma RF current density and the same RF and DC sheath voltage magnitudes;

[0246] (2) Not fully assymetrical: the area ratio lies in a range from 1 to a factor between 2 and 4, so that the current density and RF and DC sheath voltage magnitudes at the smaller area electrode are greater than at the larger area electrode and change significantly with further increases in the area ratio;

[0247] (3) Fully assymetrical: the area ratio exceeds a factor between 2 and 4 and the current density and RF and DC sheath voltage magnitudes do not change significantly with further increases in the area ratio, a saturation condition having been reached.

[0248] In the last case (i.e., case 3), the greater sheath voltage drop and RF current density appears at either the semiconductor window electrode or the wafer/wafer pedestal, whichever one has the smaller effective plasma interaction area. Raising the RF current density and sheath voltage drop in this manner has the same effect as raising the RF bias applied to one element (semiconductor window or wafer/pedestal) whose interaction area was reduced. As for the semiconductor window, such an change affects the rate of sputtering of scavenger material into the plasma and affects the rate of polymerization on the surface of the semiconductor electrode. As for the wafer/pedestal, such a change affects processing parameters normally affected by changes in applied bias RF power such as etch rate, etch profile and etch selectivity, for example.

[0249] The same principles apply when adjusting the ratio of effective plasma interaction areas in reactors having more than two electrodes. For example, in the embodiment of FIGS. 23 and 24, there are, in effect, four electrodes reduced to two by using electrodes which drive at one frequency and ground at another. Each pair of drive/ground electrodes is analyzed separately, with the change area ratio having the same effects as outlined in the previous paragraph. As another example, in embodiments such as FIGS. 4-12 in which a third electrode such as the cylindrical side wall is connected to a potential such as ground or another RF source, the same analysis applies, except that the apportionment of the ground return current between the grounded electrode (e.g., the cylindrical side wall) and the other terminal connected to an RF power source is determined by dynamic factors such as the phase difference between the two driven terminals as well as the effective plasma interaction area ratio. In order to maintain a constant predetermined phase difference between the two RF-driven electrodes, the invention disclosed in U.S. Pat. No. 5,349,313 by Kenneth S. Collins et al. may be employed.

[0250] The ability to establish a desired phase relationship between a pair of RF-driven elements (electrodes or inductive antennas) may be employed to apportion RF power thereto. For example, in the embodiments such as FIGS. 16, 17A, 17B and 18 employing segmented inductive antenna portions, power apportionment as between the two segmented antenna portions is described above as being accomplished by varying the magnitudes of the RF voltages applied to the respective antenna portions. However, power apportionment may also be changed by changing the phase angle between the RF voltages applied to the different antenna portions. Likewise, in the embodiments such as FIGS. 42-47 employing segmented semiconductor window portions, power apportionment as between the two segmented semiconductor window portions is described above as being accomplished by varying the magnitudes of the RF voltages applied to the respective semiconductor window portions. However, power apportionment may also be changed by changing the phase angle between the RF voltages applied to the different semiconductor window portions.

[0251] FIG. 48A illustrates a plasma reactor much like the embodiment of FIG. 1 except that the concept of an overhead semiconductor window electrode is expanded to a semiconductor skirt 1010 extending vertically downward from a disk-shaped semiconductor ceiling 1020, the skirt 1010 and ceiling 1020 being insulated from one another by a dielectric insulating ring 1022 and constituting an all-semiconductor enclosure confining plasma within a processing region 1035 of the reactor chamber. Like the embodiment of FIG. 1, a coil inductor 1040 overlies the semiconductor ceiling 1020. The skirt 1010 can be cylindrical. An optionalannular semiconductor foot 1011 integrally formed with the skirt 1010 can extend radially inwardly from the bottom of the cylindrical skirt 1010. A collar 1050 extends from near the radially inward edge of the foot 1011 to near a wafer pedestal 1060 supporting a wafer 1065 being processed, leaving a meandering high aspect ratio gap 1051 therebetween. In a preferred implementation, the wafer pedestal 1060 comprises an electrostatic chuck. One purpose of the collar 1050 is to confine plasma escaping around the pedestal 1060 from the processing region 1035 to the pumping annulus 1070 to the narrow (high aspect ratio) gap or passageway 1051, so that the escaping ions recombine at the wall surfaces along the passageway before reaching the pumping annulus 1070. Another feature is that the collar 1050 provides an overlapping baffle structure so that the gap 1051 provides a meandering path and plasma ions escaping to the pumping annulus 1070 must follow the meandering path. This feature further enhances the recombination of escaping plasma ions inside the gap 1051.

[0252] A pumping annulus 1070 is coupled to the processing region 1035 through a wafer slit valve 1075 and is evacuated by a pump 1080. In order to reduce or prevent plasma leakage through the slit valve 1075, the slit valve 1075 has as high an aspect ratio as possible to provide the narrowest possible opening, in order to enhance recombination of plasma ions on the interior surface of the slit valve 1075.

[0253] In the preferred embodiment of FIG. 48A, the semiconductor enclosure 1030 is the vacuum boundary of the chamber. Alternatively, such a semiconductor enclosure may be provided within a metallic vacuum enclosure so that the semiconductor enclosure itself is not the vacuum boundary. This latter alternative may be useful in embodiments of the invention implemented by retrofitting existing prior art reactor chambers.

[0254] There are several advantages provided by the all-semiconductor processing chamber enclosure of FIG. 48A. One advantage is that the all-semiconductor surfaces enclosing the processing region 1035 need not be passivated by accumulated polymer but instead may be left bare during plasma processing. This is because interaction between the plasma and the semiconductor surfaces does not produce by-products harmful to the plasma processing of the wafer. Instead, by-products produced by interaction of the plasma with the semiconductor surfaces enclosing the processing region 1035 tend to be volatile and are readily pumped away by the pump 1080. Since there is no need to passivate the surfaces enclosing the processing region 1035, there is no need to interrupt reactor operation to clean these surfaces, a significant advantage.

[0255] There are two ways to prevent accumulation of polymer on the surfaces enclosing the processing region 1035. One is to maintain these surfaces above the polymer condensation temperature. For this purpose, the ceiling 1020 and skirt 1010 are formed of a relatively highly thermally conductive material such as a semiconductor. Alternatively, the material need not be a semiconductor but may be a dielectric such as silicon nitride, aluminum nitride, quartz or alumina, for example. In the preferred embodiment employing a semiconductor material, this material is silicon, although other semiconductor materials such as silicon carbide may be employed. Silicon is preferred for plasma processes involving silicon chemistry (such as silicon dioxide etch, for example). This is because the silicon window 1030 etches very slowly in such processes relative to the etch rates on the wafer (about 3 Å silicon etched from the silicon enclosure surface for every 1 μ of silicon dioxide etched from the wafer). Thus, about 35,000 wafers may be processed before a significant amount of material (e.g., 1 mm) is etched from the silicon enclosure 1030. The permissible loss due to etching of thickness of the semiconductor enclosure 1030 is limited by to factors: (a) the thickness of the enclosure 1030 required for structure integrity, and (b) the change in thickness which appreciably changes RF coupling from the coil antenna into the chamber. It is believed that a less than 10% change in thickness will not produce an appreciable change in RF coupling sufficient to affect processing of the wafer if the guidelines for semiconductor material selection given above in this specification are followed.

[0256] For aluminum or polysilicon plasma etch processes, which involve chlorine chemistry, the silicon walls may etch too fast (depending upon how the basic plasma processing parameters are controlled) and therefore silicon or semiconductor materials are not optimum for such applications. However, a semiconductor material is not necessary in carrying out the invention (unless an electrical or RF potential is to be applied thereto), and any suitable durable non-semiconductor such as silicon nitride may be employed for the process region enclosure 1030.

[0257] In order to maintain the temperature of the semiconductor ceiling 1020 at a selected temperature (e.g., for preventing polymer deposition), a temperature control system employing either direct thermal contact or indirect thermal contact may be employed. In the drawing, a temperature control system employing indirect thermal contact is illustrated and includes a heater layer 1110 on top of an insulating layer 1112 enclosing the coil inductor 1040 over the ceiling 1020 and a cold plate 1120 over the heater layer 1110 and separated therefrom by a thermal resistance air gap 1114. The heater layer 1110 contains a conventional electrical heating element (not shown in the drawing of FIG. 48A), while the cold plate 1120 has internal water cooling jackets 1122. The amount of cooling provided by the cold plate 1120 is more than sufficient to offset any plasma heating of the ceiling 1020 while the amount of heat that the heater layer 1110 is capable of providing is more than sufficient to offset the cooling from the cold plate 1120. A conventional temperature sensor/controller (not shown in the drawing of FIG. 48A) governs the amount of current flow in the resistive heating element of the heater layer 1110.

[0258] In order to maintain the temperature of the semiconductor skirt 1010 at a selected temperature (e.g., for preventing polymer deposition), a temperature control system employing either direct thermal contact or indirect thermal contact may be employed. In the drawing, a temperature control system employing direct thermal contact is illustrated and includes a heater ring 1110A surrounding and contacting the skirt 1010 through an optional insulating layer 1112A which is not necessarily required. A cold ring 1120acontacts the skirt 1010. An optional insulating layer may be placed between the cold ring 1120aand the skirt 1010. The heater ring 1110A contains a conventional electrical heating element 1110B, while the cold ring 1120A has internal water cooling jackets 1122A. The amount of cooling provided by the cold ring 1120A is more than sufficient to offset any plasma heating of the skirt 1010 while the amount of heat that the heater ring 1110A is capable of providing is more than sufficient to offset the cooling from the cold ring 1120A. A conventional temperature sensor/controller (not shown in the drawing of FIG. 48A) governs the amount of current flow in the resistive heating element of the heater ring 1110A.

[0259] The second way of preventing polymer deposition on surfaces enclosing the processing region 1035 is to apply an RF potential to these surfaces of sufficient strength to enhance ion bombardment of these surfaces by ions from the plasma. The ion bombardment power must be sufficient to remove polymer from the surfaces faster than it is deposited. For this purpose, the disk-shaped ceiling 1020 and the cylindrical skirt 1010 must be sufficiently conductive to act as electrodes for the applied RF power. The ceiling 1020 and the skirt 1010 are preferably semiconductors. However, they preferably should not be metallic because metal exposed to the plasma in the processing region 1035 furnishes by-products which contaminate the chamber and wafer. Another reason that semiconductor material is preferred over conductive (metallic) material for the ceiling 1020 and skirt 1010 is that conductive material in the ceiling 1020 would prevent transmission through the ceiling 1020 of RF plasma source power from the coil inductor 1040.

[0260] In a preferred embodiment, the two ways of preventing polymer deposition (temperature control and a sputter-promoting applied RF potential on the window electrode) are combined. Application of an RF potential to the semiconductor enclosure 1030 which promotes ion bombardment or sputtering of the surface advantageously reduces the surface temperature necessary to prevent polymer accumulation on the surface. For example, the temperature may be reduced from about 265° C. typically required in the prior art to prevent polymer accumulation to about 100° C. at a sufficiently high bias voltage, so that the invention allows the reactor to run cooler while still preventing polymer accumulation on surfaces within the processing region 1035 conversely, raising of the surface temperature of the semiconductor enclosure 1030 advantageously reduces the ion bombardment power or sputtering necessary to prevent polymer accumulation on the surface. In one example, the RF power applied to the semiconductor ceiling 1020 was 500 Watts at 0.1 MHz, bias power applied to the wafer pedestal 1060 was 1400 Watts at 1.8 MHz, source power applied to the coil antenna 1040 was 3000 Watts at 2.0 MHz while the temperature of the semiconductor enclosure 1030 was held at 200° C. While an inductive antenna in the form of a coil antenna 1040 was employed in carrying out this exemplary embodiment of the invention, other antenna types may be employed, and the invention is not confined to the use of coil antennas.

[0261] As described above, plasma leakage at the wafer pedestal 1060 is prevented by providing, with the collar 1050, a high aspect-ratio opening and/or a meandering passage. Also, as noted above, the slit valve 1075 is a high aspect-ratio opening for the same purpose. Such high aspect ratio openings include not only the side wall-pedestal gap overlaid by the collar 1050 but other types of passages as well such as process gas injection orifices, which naturally block leakage of plasma ions. However, the slit valve 1075 is necessarily large enough to accommodate the semiconductor wafer 1065 and therefore is more susceptible to plasma ion leakage therethrough. In order to prevent leakage of the plasma from the processing region 1035 through large apertures such as the slit valve 1075, an optional feature of the invention includes plasma confinement magnets such as the magnet rings 2130, 2135 on opposite boundaries of the slit valve 1075 to establish magnetic flux lines across the slit valve opening. Plasma ions, electrons or charged particles, upon approaching the slit valve 1075, experience an acceleration normal to the magnetic flux lines and normal to their velocity so that they are diverted from a path through the slit valve 1075 and instead impact the side wall of the slit valve so as to be eliminated by recombination before reaching the pumping annulus 1070. This reduces the probability of ion passage through the slit valve 1075, depending upon the magnetic flux density of the magnets 2130, 2135, the charge on the ions and particles, their mass and velocity. Using plural magnets has the advantage of maximizing magnetic flux across the aperture while minimizing magnetic flux penetration into the chamber toward the wafer 1065. Preferably, the magnets 2130, 2135 are sufficiently strong to affect the heavier ions of the plasma. For example, the magnets should produce a magnetic flux density across the aperture on the order of about 50 Gauss or more, depending upon electron energy in the plasma, plasma ion energy, plasma reactor chamber pressure and other plasma processing parameters. For example, a magnetic flux density between 100 Gauss and 200 Gauss across the aperture reduced ion saturation current at a location 2 cm beyond the magnets by about 75% over a reactor chamber pressure range between 5 mT and 100 mT, an electron density range between 1 and 5×10¹¹electrons per cubic centimeter. The magnets are preferably cooled to 100° C., or at least well-below their Curie temperature and are shielded from the plasma ions by, for example, encapsulation in a durable material (such as silicon nitride). Alternative arrangements of the magnets 2130, 2135 will be described below in this specification.

[0262] The magnets 2130, 2135 do not prevent charge-neutral radicals and particles, including charge-neutral polymer-forming particles, from passing through the slit valve 1075. Thus, polymer may accumulate in the pumping annulus 1070. In order to capture and control such polymers in the pumping annulus 1070, the interior surfaces of the pumping annulus 1070 are maintained at a temperature well-below the polymer condensation temperature in order to deposit onto the interior surfaces of the pumping annulus 1070 the polymer precursor material escaping through the slit valve 1075. Preferably, the pumping annulus 1070 is covered with a removable cold liner 2150 such as aluminum, anodized aluminum or plasma-sprayed silicon on aluminum, thermally coupled to a cold sink 2155. The advantage of this feature is that polymer accumulated on the cold liner 2150 of the pumping annulus 1070 remains undisturbed by plasma ions, is not subject to plasma heating and is not liable to be sputtered off to become a diffuse contaminant in the chamber 1030. Therefore, the polymer may be allowed to accumulate to a great thickness on the cold liner 2150 before creating any risk of contamination of the chamber. As a result, the cold liner 2150 need not be periodically cleaned or replaced except at the most remote intervals, a significant advantage. The cold liner 2150 may not be required since the polymer deposition rate is so low that polymer accumulated in the pumping annulus surfaces may not need to be removed more often than 30,000 to 40,000 wafers processed in the chamber.

[0263] In order to prevent accumulation of polymer on the surfaces of the collar 1050, the temperature of collar 1050 is held at a selected temperature well above the polymer condensation temperature by a conventional temperature control system including a heat sink 2170 and cold sink 2175 thermally coupled to the collar 1050.

[0264] In accordance with another feature of the invention, center and edge gas injection ports 2200, 2210 in the center and edge portions of the ceiling 1020, respectively, receive plasma precursor gases from independent gas supplies 2220, 2225. With this feature, the gas flow rates and gas mixtures at the wafer center and wafer periphery may be adjusted independently to precisely compensate for wafer center-to-edge processing non-uniformities. Thus, for example, the gas supply 2220 may furnish one plasma precursor gas mixture at one flow rate over the wafer center while the gas supply 2225 may furnish another plasma precursor gas mixture at another flow rate over the wafer periphery. While the drawing shows the gas supply 2220 coupled to a single gas inlet 2200 over the wafer center, multiple gas inlets overlying the wafer center or a showerhead configuration may be employed to control the gas flow over the wafer center. While the drawing shows the gas supply 2225 coupled to multiple gas inlets 2210 extending radially through the side wall or skirt 1010 toward the wafer edge, the gas supply 2225 may be coupled instead to gas inlets extending toward the wafer edge either downwardly through the ceiling 1020 or upwardly through the collar 1050 to control gas flow over the wafer edge.

[0265] Plasma source RF power is applied to the coil inductor 1040 across the coil terminals 2310, 2320. Bias RF power is applied to the wafer pedestal 1060 through the pedestal terminal 2330. RF power or a ground potential is applied to the semiconductor enclosure electrode 1030 (including the disk ceiling 1020 and cylindrical skirt 1010) through the terminal 2340. Various ways are disclosed above in this specification for providing separate RF power supplies to the semiconductor window enclosure 1030, the induction coil 1040 and wafer pedestal 1060 (as shown, for example, in FIG. 1, 5, 19 or 23), or splitting RF power thereto from common RF power supplies (as shown, for example, in FIG. 4, 18, 19 or 20), any one of which may be applied to the embodiment of FIG. 48A. Moreover, various induction coil geometries are disclosed above in this specification (as shown, for example, in FIG. 30A, 30B, 30C, 31A, 31B, 31C, 32, 33 or 34), any one of which may be employed in carrying out the embodiment of FIG. 48A.

[0266] Thus, the embodiment of FIG. 48A has three independent electrodes, namely (a) the wafer pedestal 160, (b) the semiconductor ceiling 1020 and (c) the semiconductor skirt 1010. Each one of these three “electrodes” can be larger or smaller in effective area than the other two, depending upon the desired interaction between the particular “electrode” and the plasma. By such an increase or decrease in effective area of one the three “electrodes” relative to the other two, plasma ion flux and energy at the one electrode may be apportioned relative to the other electrodes. Specifically, a decrease in an electrode's effective area relative to the other electrodes increases the plasma ion flux and energy at the one electrode. This provides another way to control the interaction between the one electrode and the plasma and can be used, for example, to alleviate RF bias power requirements or temperature requirements in achieving a desired electrode-plasma interaction. As one example of a desired electrode-plasma interaction, in one mode of the present invention it is preferable to prevent deposition of materials onto the semiconductor enclosure interior surfaces, including the two semiconductor electrodes (i.e., the skirt 1010 and the ceiling 1020). By thus maintaining the semiconductor electrode free of deposited contaminants (e.g., polymer precursors), wafer contamination due to flaking off of deposited materials from the electrode is prevented while at the same time the electrode is left uncovered to enable it to continue participating favorably in the plasma process chemistry. For example, the electrode may be a silicon-containing material and the plasma process may be a silicon oxide etch process employing a fluorine-containing process gas, in which case the electrode provides sputtered silicon material into the plasma to scavenge fluorine. In any case, alleviation RF bias power requirements or electrode temperature requirements may be accomplished by adjusting any one, or some, or all of the following three parameters at the one “electrode”: (a) RF bias power applied to the one electrode, (b) temperature of the one electrode, and (c) effective area of the one electrode relative to the other electrodes effective areas. Thus, if it is desired to minimize the temperature of one of the electrodes and to minimize the RF bias power applied to the one electrode while nevertheless preventing deposition of materials (such as polymer precursors) on the one electrode, then the electrode's effective area may be decreased to increase the plasma ion flux and energy at the one electrode so as to compensate for a reduced electrode temperature and electrode RF bias power. In this manner, the selection of effective electrode area can alleviate RF bias power and temperature requirements in attaining a desired interaction between the electrode and the plasma.

[0267] In the embodiment of FIG. 48A, the coil inductor 1040 may be divided into electrically separate inner and outer coil inductors. For example, such inner and outer coil inductors are illustrated in FIG. 52 as inner and outer coil inductors 2410 and 2420. Various ways of separately driving such inner and outer coil inductors in combination with a semiconductor window enclosure are disclosed above in this specification (as shown, for example, in FIG. 6, 16), any one of which may be employed in carrying out the embodiment of FIG. 48A. In a special case in which the wafer-to-ceiling distance is small, one advantage of separately controlling the outer antenna coil 2420 is that the plasma density over the wafer center, which is lower than that at the wafer periphery due to the small wafer-to-ceiling distance, may be enhanced relative to that at the wafer periphery by decreasing the RF plasma source power applied to the outer coil inductor 2420 relative to that applied to the inner coil inductor 2410.

[0268] While the embodiment of FIG. 48A exhausts the processing region 1035 laterally to the pumping annulus 1070, the embodiment of FIG. 48B exhausts downwardly parallel to the axis of the cylindrical skirt 1010 to the pump 1080. Optional magnet rings 2130a, 2135ablock downward leakage of plasma from the processing region 1035 to the pumping annulus. In the embodiment of FIG. 48A, in order to further block plasma leakage the aperture 1075 has a relatively high aspect ratio, so that leaking plasma ions or electrons tend to collide and be absorbed on the interior surfaces of the aperture 1075 before completing their passage therethrough. Another feature that reduces plasma leakage is the meandering path through the opening 1051 between the collar 1050 and the bottom of the skirt 1010. As shown in the drawing, the collar 1050 and the bottom of the skirt 1010 have conforming overlapping step shapes—in the manner of overlapping baffles—which constrain any plasma passing therebetween to follow a meandering path through the gap 1051, thereby increasing the incidence of plasma collision with the surfaces thereof.

[0269] In FIG. 48A, the cylindrical skirt 1010 is electrically separated from the disk ceiling 1020 that each may be connected to independent RF power sources through terminals 2340 and 2340arespectively. This permits the plasma conditions near the wafer periphery to be controlled by the separate RF potential applied to the terminal 2340aon the cylindrical skirt 1010 independently of the RF potential applied to the terminal 2340 of the disk ceiling 1020 which tends to affect plasma conditions near the wafer center. Various ways of controlling the RF potential on two electrical separate sections of the semiconductor window enclosure are disclosed above in this specification (as shown, for example, in FIG. 42, 46, 10, 11 or 12), any one of which may be employed in carrying out the embodiment of FIG. 48A.

[0270] Since the skirt 1010, the ceiling 1020 and the wafer pedestal 1060 are susceptible of being used as independent electrodes, any one of them may be electrically grounded relative to the others, while the ungrounded ones may be driven with the same or different power sources. For example, as illustrated in FIG. 48C, a first RF power source 3010 of frequency f₁is coupled to the semiconductor ceiling electrode 1020, while filters 3020 and 3030 prevent coupling of RF power at frequencies f₂and f₃back to an RF impedance match circuit 3035. A second RF power source 3040 of frequency f₂is coupled to the semiconductor ceiling skirt 1010, while filters 3050 and 3060 prevent coupling of RF power at frequencies f₁and f₃back to an RF impedance match circuit 3065. A third RF power source 3070 of frequency f₃is coupled to the wafer pedestal 1060, while filters 3080 and 3090 prevent coupling of RF power at frequencies f₁and f₂back to an impedance match circuit 3095. The embodiment of FIG. 48C may be modified as desired by grounding any one of the three elements 1020, 1010 or 1060.

[0271] Forming the semiconductor enclosure 1030 as two separate silicon pieces 1010, 1020 provides an additional advantage of ease of fabrication, and is therefore preferable.

[0272] FIG. 49 illustrates an embodiment corresponding to that of FIG. 48A except that the skirt 1010 and ceiling 1020 are not electrically insulated from one another and may even be formed as a single integral monolithic silicon piece.

[0273] FIG. 50 illustrates how the disk-shaped semiconductor ceiling 1020 may be divided into an inner center disk portion 1020aand a peripheral annular portion 1020bfrom which the cylindrical skirt 1010 extends downwardly. As in the embodiment of FIG. 49, the plasma conditions at the wafer center and wafer edge may be controlled independently by separate RF bias signals applied to the separate terminals 2340 and 2340a, respectively. Any one of the various ways disclosed above for controlling separate sections of the semiconductor window enclosure 1030 referred to above with reference to the embodiment of FIG. 48A may be employed in carrying out the embodiment of FIG. 50.

[0274] FIG. 51 illustrates how the semiconductor window enclosure 1030 may be divided into three electrically separate portions, including (1) an inner disk portion 1020aof the ceiling 1020, (2) an outer annular portion 1020bof the ceiling 1020 and (3) the skirt 1010 separated from the annular portion 1020b. Three separate RF signals may be applied to the three portions through the terminal 2340 to the inner disk portion 1020a, through the terminal 2340ato the skirt 1010 and through the terminal 2340bto the outer annular portion 1020b.

[0275] FIG. 52 illustrates how the embodiment of FIG. 50 can be combined with independent inner and outer induction coils 2410, 2420 for independent control of plasma conditions at over the wafer center and the wafer edge. Terminals 2430, 2435 and 2440, 2445 to the inner and outer induction coils 2410, 2420, respectively may be driven by separate RF power supplies or by splitting RF power from a common supply. Various ways of powering such inner and outer induction coils 2410, 2420 in combination with separately driven portions of the semiconductor window enclosure 1030 are disclosed above in this specification (as shown, for example, in FIG. 42, 43 or 46), any one of which may be employed in carrying out the embodiment of FIG. 52.

[0276] FIG. 53 illustrates how the embodiment of FIG. 51 may be combined with the separate inner and outer coil inductors 2410, 2420.

[0277] FIG. 54 illustrates how the embodiment of FIG. 48A may be combined with a cylindrical side coil 2610 wound around the semiconductor skirt 1010, in a manner analogous to that of the embodiment of FIG. 10. Plasma RF source power is applied to the side coil 2610 through terminals 2620, 2630. Preferably, the top coil 1040 and the side coil 2610 are separated by a distance equal to at least about twice the skin depth of the RF field in the plasma.

[0278] Optionally, the coil inductor 1040 overlying the ceiling 1020 may be eliminated in favor of the side coil 2610, in analogy with the embodiments of FIG. 7, 8 and 9. In such a case only the skirt 1010 is required to be a semiconductor material providing a cylindrical semiconductor window enclosure 1030, while the ceiling 1020 may be an insulator (such as silicon nitride, for example). Any one of the techniques of FIG. 7, 8 or 9 for separately applying RF power to the cylindrical semiconductor window enclosure, the side coil and the wafer pedestal may be employed in carrying out the embodiment of FIG. 54.

[0279] FIG. 55 illustrates how the embodiment of FIG. 48A whose semiconductor window enclosure 1030 is divided into a ceiling 1020 and a skirt 1010, may be combined with the cylindrical side coil 2610 wound around the skirt 1010. Any one of the ways illustrated in FIGS. 10, 11 and 12 of applying RF power to the separate ceiling sections and top and side coil inductors may be employed in carrying out the embodiment of FIG. 55.

[0280] FIG. 56 illustrates how the embodiment of FIG. 50, whose semiconductor window enclosure 1030 is divided into an inner disk portion 1020aand an outer annulus portion 1020bwith the skirt 1010 may be combined with the side coil 2610 wound around the skirt 1010. Any one of the ways illustrated in FIGS. 10, 11 and 12 of applying RF power to the separate ceiling sections and top and side coil inductors may be employed in carrying out the embodiment of FIG. 56.

[0281] FIG. 57 illustrates how the embodiment of FIG. 51, whose semiconductor window enclosure 1030 is divided into an inner disk portion 1020a, an outer annulus portion 1020band the skirt 1010, may be combined with the side coil 2610 wound around the skirt 1010.

[0282] FIG. 58 illustrates how the ceiling 1020 of the embodiment of FIG. 48A may be modified to have a dome shape. Preferably, the dome shape is a multi-radius dome shape in which the radius of the dome increases from edge to center. Preferably, but not necessarily, the ceiling coil inductor 1040 is congruent with the dome shape of the ceiling 1020. Similarly, FIG. 59 illustrates how the ceiling 1020 of the embodiment of FIG. 49 may be modified to have a dome shape. Likewise, FIG. 60 illustrates how the ceiling 1020 of the embodiment of FIG. 50 may be modified to have a dome shape, FIG. 61 illustrates how the ceiling 1020 of the embodiment of FIG. 51 may be modified to have a dome shape, FIG. 62 illustrates how the ceiling 1020 of the embodiment of FIG. 52 may be modified to have a dome shape, FIG. 63 illustrates how the ceiling 1020 of the embodiment of FIG. 53 may be modified to have a dome shape, FIG. 64 illustrates how the ceiling 1020 of the embodiment of FIG. 54 may be modified to have a dome shape, FIG. 65 illustrates how the ceiling 1020 of the embodiment of FIG. 55 may be modified to have a dome shape, FIG. 66 illustrates how the ceiling 1020 of the embodiment of FIG. 56 may be modified to have a dome shape, and FIG. 67 illustrates how the ceiling 1020 of the embodiment of FIG. 57 may be modified to have a dome shape.

[0283] FIG. 68A illustrates a cross-sectional view of a first embodiment of the magnetic confinement feature referred to previously in connection with the opposing magnet rings 2130, 2135 of FIG. 48A. In FIG. 68A, the magnet rings have poles which are oriented end-to-end with opposing poles facing one another. In FIG. 68B, the opposing magnet poles are oriented side-to-side in opposing directions so that opposite pair of poles are in juxtaposed alignment. In FIG. 68C, the opposing magnet poles are oriented along diagonal acute angles relative to the direction of displacement between the two magnet rings 2030, 2035. FIGS. 68D and 68E correspond to FIGS. 68B and 68C, respectively, except that like magnetic poles are juxtaposed rather than opposing magnetic poles. Other arrangements which provide the requisite diversion of ions from a straight path through the slit valve 1075 or other large opening may be provided in carrying out the invention.

[0284] While the embodiments of FIGS. 48A-68C have been described with reference to a ceiling and skirt of different shapes (i.e., either disk and cylinder or disk and dome, respectively), they may be of the same shape or different shapes formed by rotation of curves, including hemispherical, multi-radius dome, cylindrical, conical, truncated conical or the like.

[0285] While the foregoing description has made reference to a rotationally symmetric inductive antenna, such an antenna is not required in carrying out the invention, and the antenna may be of any other form capable of inductively coupling RF power into the chamber. Thus, the inductive antenna, as this term is employed in this specification and in the claims appended hereto, is any current-carrying element adjacent the plasma that at least inductively couples RF power to the plasma, and therefore need not be a coil and moreover need not be located adjacent the reactor chamber ceiling, but could be adjacent any other suitable location, such as the chamber side wall. In fact, an inductive antenna can be dispensed with entirely, as in the embodiment of FIG. 69. FIG. 69 corresponds to the embodiment of FIG. 48A in which the inductive antenna 1040 has been eliminated. Instead, RF power is capacitively coupled to the plasma from, for example, the pair of electrodes comprising the semiconductor ceiling 1020 and the wafer pedestal 1060.

[0286] While the description has made reference to plasma confinement magnets which are permanent magnets, electro-magnets may be employed as the plasma confinement magnets.

[0287] While the embodiments of FIGS. 48A-68C have been described with reference to a plasma etch reactor, the invention may also be employed in a plasma deposition reactor, such as a chemical vapor deposition (CVD) plasma reactor. In this case, the process may be carried out in such a manner that deposition occurs not only on the wafer but also on the chamber walls. Alternatively, the walls may be biased with sufficient RF power so that no deposition accumulates on the chamber interior walls even while material is being deposited on the wafer. This provides a great advantage particularly with, for example, a silicon oxide CVD plasma reactor. This is because, without the present invention, the interior walls of such a reactor must be periodically cleaned. Such a cleaning operation is difficult because silicon dioxide etches very slowly, even in a fluorine-containing cleaning gas, unless the surface temperature is well-above the chemical etch threshold temperature.

[0288] Alternatively, the invention can function as a post-processing self-cleaning CVD reactor chamber by introducing a cleaning gas (e.g., a fluorine-containing gas) into the chamber, applying RF power to each semiconductor enclosure element and suitably adjusting the temperature thereof. In such an alternative embodiment, during CVD processing of a production wafer the reactor could be operated in the manner of a conventional CVD reactor without utilizing any features of the present invention. Thereafter, a cleaning operation is performed employed all the features of the present invention. During such a cleaning operation, the rate at which deposited contaminants of the interior surfaces of the semiconductor enclosure are etch away is enhanced, without necessarily having to raise the surface temperature, by applying RF bias power to the semiconductor enclosure, in accordance with the present invention.

[0289] The shape of the semiconductor enclosure may be varied by the skilled worker to meet unique requirements of a particular application. For example, in the embodiments of FIGS. 48A and 48B, the silicon skirt 1010 has an L-shaped cross-section (formed by the semiconductor cylindrical portion of the skirt 1010 and the semiconductor annular foot 1011) to increase the radial distance from the wafer periphery to the vertical surface of the skirt 1010, while in the embodiments of the other drawings the interior surface of the skirt 1010 is completely straight and is therefore closer to the wafer periphery. Such variations in the shape of the semiconductor skirt 1010 may be carried out in any one of the illustrated embodiments.

Varying the Window Electrode Temperature and RF Bias Power

[0290] Use of the three RF-biased and temperature-controlled electrodes, such as the wafer pedestal 1060, the ceiling 1020 and the skirt 1010 of FIG. 48A, two of which (the ceiling 1020 and the skirt 1010) comprise a semiconductor material such as silicon and therefore furnish free silicon to the plasma chemistry, enhances various processing characteristics including etch rate and etch selectivity. The strong dissociation characteristics of the plasma promote entry of the free silicon into the gas phase to combine with and/or scavenge free fluorine.

[0291] One problem with a plasma etch reactor is that such dissociation characteristics of the plasma cause high concentrations of free fluorine when fluorine-containing gas chemistry is used, for example, to etch oxide. This increases the etch rate of oxide but also increases the etch rate of associated wafer materials which are not to be etched, such as polysilicon and, thus, reduces the oxide-to-polysilicon etch selectivity.

[0292] Solution to the problem of reduced oxide-to-polysilicon etch selectivity is facilitated in the present invention by the silicon-containing electrodes 1010, 1020 supplying free silicon to the plasma. The fluorine scavenging by the free silicon permits the use of a so-called “lighter” polymer chemistry (A “lighter” polymer chemistry is specified in the working examples given hereinbelow.) The advantage of a “lighter” polymer chemistry is that it has a lesser tendency to deposit polymer, including on the chamber surfaces and on the sidewalls of openings etched in a layer of the oxide on the wafer. By thus controlling polymer deposition on the sidewalls, etch profile is not distorted so that the openings etched in an oxide layer do not narrow with depth, thus enhancing etch profile and avoiding etch-stopping in deep oxide layers, which widens the process window. The result is increased oxide etch rate, increased oxide selectivity relative to polysilicon, and enhanced oxide etch anisotropy and vertical profile and decreased microloading.

[0293] Another advantage of the free silicon and lighter polymer chemistry is that the free silicon affects the polymerization reaction and results in a more stable passivating polymer deposition on the polysilicon than on the oxide so that the lighter polymer chemistry tends to form polymer more strongly on polysilicon or other non-oxide materials which are not to be etched and less rapidly on an oxide, such as silicon oxide, which is to be etched. This feature enhances the oxide-to-polysilicon etch selectivity.

[0294] In addition, the sacrificial silicon-containing electrodes operate synergistically with the use of carbon-containing and oxygen-containing gases such as carbon monoxide and/or carbon dioxide additives, to form polymers on polysilicon surfaces. The advantages of such carbon- and oxygen-containing additive gases are two-fold: (a) they provide a controlled inhibition of polymer buildup in etched openings through the oxide layer to prevent etch-stopping and (b) they do not similarly inhibit polymer formation on polysilicon. This increases suppression of silicon etching to enhances oxide-to-polysilicon selectivity. As noted above, the lighter polymer chemistry avoids etch-stopping in etched openings through deep oxide layers by controlling the polymer formation on oxide surfaces. However, it does promote an appropriate amount of polymer formation on the oxide side walls to enhance etch anistotropy and thereby optimize vertical etch profile. In addition, the use of these features in a gas chemistry containing a CHF₃main etchant is also synergistic in that the oxide etch rate increases along with a decrease in polysilicon etch rate relative to other fluorine chemistries, a significant advantage.

[0295] The foregoing features, in combination with controlling the temperature of the silicon-containing electrodes 1010, 1020, permits the exploitation of appropriate processing regimes to optimize etch selectivity. Several processing regimes are explored in the working examples given below.

Working Examples

[0296] The foregoing concepts were explored in the following working examples using a plasma reactor corresponding in general to the embodiment of FIG. 48A in which the silicon ceiling electrode 1020 had a 10-inch diameter, the cylindrical skirt 1010 had a 10-inch diameter, the gap between the wafer 1065 and the ceiling 1020 was 4 inches, the skirt 1010 was grounded and a RF bias power was applied to the wafer pedestal 1060 and to the ceiling electrode 1020. Also, RF bias power of various selected power levels at 100 kHz was applied to the ceiling 1020. Plasma source RF power of 3250 Watts at 2.0 MHz was applied to the coil 1040 and RF bias power of 1400 Watts at 1.8 MHz was applied to the wafer pedestal 1060. The chamber 1035 was held at a pressure of 50 milliTorr. The light polymer chemistry was provided by combined gas flows into the chamber 1035 of 800 sccm Argon, 100 sccm CHF₃and 38 sccm CO₂. The wafer was cooled using conventional techniques to avoid overheating. In each of the following examples, a 100-second etch time is employed.

[0297] In a first working example, the temperatures of the ceiling 1020 and skirt 1010 were both held at 150 degrees C and 500 Watts RF bias power was applied to the ceiling 1020. The result was an oxide-to-polysilicon etch selectivity of 15:1. This selectivity is inadequate for applications in which etched openings down 2 microns to the silicon substrate are 300% deeper than other etched openings down only 4000 Angstroms to an intermediate polysilicon layer. In fact, punch through the intermediate polysilicon layer was observed at both the wafer center and the wafer edge.

[0298] In a second working example, the RF bias power on the ceiling 1020 was increased to 1250-Watts, which increased the polysilicon-to-oxide etch selectivity somewhat to 20:1. However, the same punch through problem was observed in this working example as in the first working example.

[0299] In a third working example, the temperature on the ceiling 1020 and skirt 1010 was raised to 260 degrees C and no bias RF power was applied to the ceiling 1020. The oxide-to-polysilicon selectivity increased to 25:1 but the punch through problem persisted.

[0300] In a fourth working example, the 260 degree C electrode temperature was maintained while the bias RF power on the ceiling 1020 was increased to 250 Watts. In this case, the oxide-to-polysilicon selectivity jumped to 80:1 and the punch through problem was observed near the wafer edge only.

[0301] In a fifth example, the 260 degree C. electrode temperature was maintained while the bias RF power on the ceiling electrode 1020 was doubled to 500 Watts. In this case, the oxide-to-polysilicon selectivity increased to 120:1 and the punch through problem was eliminated.

[0302] In a sixth example, the 260 degree C. electrode temperature was maintained while the bias RF power on the ceiling electrode 1020 was increased to 800 Watts. This increased the etch selectivity of oxide-to-polysilicon to 150:1. As in the previous example, there was no punch through of the intermediate polysilicon layer either at the wafer center or at the wafer edge.

[0303] While the invention has been described by specific reference to preferred embodiments, it is understood that variations and modifications thereof may be made without departing from the true spirit and scope of the invention.

Claims

What is claimed is:

1. A plasma reactor for processing a workpiece, said reactor comprising:

a reactor enclosure defining a processing chamber;

a base within said chamber for supporting said workpiece during processing thereof;

a semiconductor window electrode overlying said base;

a gas inlet system for admitting a plasma precursor gas into said chamber;

an electrical terminal coupled to said semiconductor window electrode;

an inductive antenna adjacent one side of said semiconductor window electrode opposite said base for coupling power into the interior of said chamber through said semiconductor window electrode.

2. The plasma reactor of claim 1 wherein said workpiece is a planar substrate, said semiconductor window electrode comprises a ceiling portion of said reactor enclosure generally parallel to and overlying said planar substrate, and said inductive antenna overlies said ceiling portion and faces said planar substrate through said semiconductor window electrode.

3. The plasma reactor of claim 1 wherein said semiconductor workpiece is a planar substrate, said semiconductor window electrode comprises a sidewall portion of said reactor enclosure generally perpendicular to and surrounding a periphery of said substrate and said inductive antenna is adjacent said sidewall portion.

4. The plasma reactor of claim 2 wherein said inductive antenna overlying said ceiling portion comprises an arcuately extending elongate conductor disposed generally parallel to the plane of said planar substrate.

5. The plasma reactor of claim 4 wherein said inductive antenna is planar.

6. The plasma reactor of claim 4 wherein said inductive antenna is dome-shaped.

7. The plasma reactor of claim 3 wherein said inductive antenna adjacent said sidewall portion comprises a conductive coil wound around said sidewall portion.

8. The plasma reactor of claim 2 further comprising a bias RF power source coupled to said substrate, said electrical terminal of said semiconductor window electrode being connected so as to enable said semiconductor window electrode to be a counter electrode to the bias RF power source coupled to said substrate.

9. The plasma reactor of claim 8 wherein said electrical terminal of said semiconductor window electrode is connected to ground to provide a ground plane parallel to and over said planar substrate.

10. The plasma reactor of claim 1 wherein said electrical terminal of said semiconductor window electrode is grounded so that said semiconductor window electrode provides a uniform ground plane relative to said workpiece.

11. The plasma reactor of claim 1 further comprising:

a plasma source RF power generator coupled to said inductive antenna for supplying power for said inductive field;

a plasma bias RF power generator coupled to said workpiece, wherein said electrical terminal of said semiconductor window electrode is connected to a counter potential of said bias RF power generator.

12. The plasma reactor of claim 11 wherein said counter potential of said bias RF power generator is ground.

13. The reactor of claim 2 further comprising a power splitter having one output coupled to said semiconductor window electrode and another output coupled to said substrate and an input for receiving power from a common source.

14. The reactor of claim 13 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

15. The reactor of claim 2 further comprising a first power source coupled to said semiconductor window electrode and a second power source coupled to said planar substrate.

16. The reactor of claim 15 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

17. The reactor of claim 2 wherein said inductive antenna comprises an inner antenna portion overlying a center of said planar substrate and an outer antenna portion overlying a periphery of said planar substrate and electrically separated from said inner antenna portion, said reactor further comprising:

a first power source node coupled to said inner antenna portion; and

a second power source node coupled to said outer antenna portion.

18. The reactor of claim 17 wherein said ceiling portion is one of:

(a) planar, and

(b) come-shaped.

19. The reactor of claim 2 further comprising a power splitter having one output coupled to said semiconductor window electrode and another output coupled to said inductive antenna and an input for receiving power from a common source.

20. The reactor of claim 19 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

21. The reactor of claim 2 further comprising a power splitter having one output coupled to said planar substrate and another output coupled to said inductive antenna and an input for receiving power from a common source.

22. The reactor of claim 21 wherein said electrical terminal of said semiconductor window electrode is connected to RF ground.

23. The reactor of claim 21 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

24. The plasma reactor of claim 3 further comprising a bias RF power source coupled to said planar substrate, said electrical terminal of said semiconductor electrode being connected so as to enable said semiconductor window electrode to be a counter electrode to the bias RF power source coupled to said planar substrate.

25. The plasma reactor of claim 24 wherein said electrical terminal of said semiconductor window electrode is connected to ground to provide a ground plane for said planar substrate.

26. The reactor of claim 3 further comprising a power splitter having one output coupled to said semiconductor window electrode and another output coupled to said planar substrate and an input for receiving power from a common source.

27. The reactor of claim 26 further comprising a plasma source RF power generator coupled to said inductive antenna.

28. The reactor of claim 3 further comprising a power splitter having one output coupled to said semiconductor window electrode and another output coupled to said inductive antenna and an input for receiving power from a common source.

29. The reactor of claim 28 further comprising a bias RF power generator coupled to said planar substrate.

30. The reactor of claim 3 further comprising a power splitter having one output coupled to said planar substrate and another output coupled to said inductive antenna and an input for receiving power from a common source.

31. The reactor of claim 30 wherein said electrical terminal of said semiconductor window electrode is connected to RF ground.

32. The reactor of claim 30 further comprising an independent RF power generator coupled to said electrical terminal of said semiconductor window.

33. The reactor of claim 30 further comprising:

a side semiconductor window electrode plate comprising a sidewall portion of said reactor enclosure generally perpendicular to and surrounding a periphery of said substrate; and

a side inductive antenna element adjacent said sidewall portion.

34. The plasma reactor of claim 33 further comprising a bias RF power source coupled to said substrate, said electrical terminal of said semiconductor window electrode being connected so as to enable said semiconductor window electrode to be a counter electrode to the bias RF power source coupled to said substrate.

35. The plasma reactor of claim 34 wherein said electrical terminal of said semiconductor window electrode is connected to ground to provide a ground plane parallel to and over said planar substrate.

36. The reactor of claim 34 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

37. The reactor of claim 34 further comprising a power splitter having one output coupled to said substrate and an input for receiving power from a common source.

38. The reactor of claim 37 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

39. The reactor of claim 33 further comprising a first power source coupled to said semiconductor window electrode and a second power source coupled to said planar substrate.

40. The reactor of claim 39 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

41. The reactor of claim 17 further comprising a power splitter having one output coupled to said first power source node of said inner inductive antenna portion and another output coupled to said second power source node of said outer inductive antenna portion, and an input for receiving power from a common source.

42. The reactor of claim 41 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

43. The reactor of claim 33 further comprising a power splitter having one output coupled to said inductive antenna overlying said ceiling portion and another output coupled to said inductive antenna element adjacent said sidewall portion, and an input for receiving power from a common source.

44. The reactor of claim 43 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

45. The reactor of claim 1 wherein:

said semiconductor window electrode and said workpiece are separately driven with RF power;

said workpiece is a counter electrode for said semiconductor window electrode; and

said semiconductor window electrode is a counter electrode for said workpiece.

46. The reactor of claim 45 further comprising:

a first RF power source of a first frequency coupled to said semiconductor window electrode;

a second RF power source of a second frequency coupled to said workpiece;

a first ground pass filter connected between RF ground and said semiconductor window electrode, said first ground pass filter blocking RF power around said first frequency and passing RF power around said second frequency; and

a second ground pass filter coupled between RF ground and said workpiece, said second filter blocking RF power around said second frequency and passing RF power around said first frequency.

47. The reactor of claim 46 further comprising:

a first isolation filter connected between said first RF power source and said semiconductor window electrode for blocking RF power near said second frequency; and

a second isolation filter connected between said second RF power source and said workpiece for blocking RF power near said first frequency.

48. The reactor of claim 46 wherein said semiconductor window electrode comprises a ceiling portion of said enclosure facing said workpiece and is one of:

(a) planar, and

(b) dome-shaped.

49. The reactor of claim 1 further comprising a conductive backplane lying on an external surface of said semiconductor window electrode, said conductive backplane being connected directly to said electrical terminal, said conductive electrode comprising plural apertures therein for admitting an induction field of said inductive antenna through said conductive backplane.

50. The reactor of claim 49 wherein said conductive backplane comprises plural conductive radial arms separated by said apertures.

51. The reactor of claim 49 wherein said apertures have a characteristic width on the order of approximately a thickness of said semiconductor window electrode.

52. The reactor of claim 1 further comprising a structurally supportive substrate bonded to an exterior surface of said semiconductor window electrode.

53. The reactor of claim 52 further comprising a conductive backplane between said window electrode and said supportive substrate, said conductive backplane being connected directly to said electrical terminal, said conductive backplane comprising plural apertures therein for admitting an induction field of said inductive antenna through said conductive backplane.

54. The reactor of claim 52 wherein said structurally supportive substrate comprises an antenna holder supporting said inductive antenna.

55. The reactor of claim 54 further comprising a conductive backplane between said window electrode and said antenna holder, said conductive backplane being connected directly to said electrical terminal, said conductive electrode comprising plural apertures therein for admitting an induction field of said inductive antenna through said conductive backplane.

56. The reactor of claim 55 wherein said antenna holder comprises an insulating material.

57. The reactor of claim 54 wherein said antenna holder comprises a conductive material, said reactor further comprising an insulating layer between said inductive antenna and said conductive antenna holder.

58. The reactor of claim 57 wherein said conductive antenna holder functions as a conductive backplane on an exterior surface of said semiconductor window electrode.

59. The reactor of claim 57 wherein:

said inductive antenna comprises an elongate conductor extended in an arcuate path; and

said conductive antenna holder comprises an elongate groove extending in said arcuate path and holding said elongate conductor, said groove being open at a surface of said conductive antenna holder facing said semiconductor window electrode.

60. The reactor of claim 57 wherein:

said conductive antenna holder comprises a recess in a surface of said conductive antenna holder facing said semiconductor window electrode; and

said inductive antenna comprises plural elongate conductive turns held within said recess.

61. The reactor of claim 57 wherein:

said conductive antenna holder comprises an inner annular recess and an outer annular recess concentric with said inner recess in a surface of said conductive antenna holder facing said semiconductor window electrode; and

said inductive antenna comprises inner and outer sets annular concentric conductive windings held within respective ones of said inner and outer annular recesses.

62. The reactor of claim 57 further comprising a conductive backplane between said window electrode and said antenna holder, said conductive backplane being connected directly to said electrical terminal, said conductive electrode comprising plural apertures therein for admitting an induction field of said inductive antenna through said conductive backplane.

63. The reactor of claim 1 wherein said inductive antenna comprises a non-concentrically arcuately extending elongate conductor.

64. The reactor of claim 63 wherein said non-concentrically arcuately extending elongate conductor comprises a center conductive element and plural spirals radiating outwardly from said center conductive element.

65. The reactor of claim 63 wherein said non-concentrically arcuately extending elongate conductor comprises a circumferential conductive element and plural spirals radiating inwardly from said circumferential conductive element.

66. The reactor of claim 63 wherein said non-concentrically arcuately extending elongate conductor comprises:

a center conductive element and plural spirals radiating outwardly from said center conductive element; and

a circumferential conductive element and plural spirals radiating inwardly from said circumferential conductive element.

67. The reactor of claim 63 wherein said semiconductor window electrode comprises a ceiling portion of said enclosure facing said workpiece and is one of:

(a) planar, and

(b) dome-shaped.

68. The reactor of claim 1 wherein said inductive antenna comprises an elongate conductor extending in a non-planar path.

69. The reactor of claim 68 wherein said non-planar path comprises a three dimensional helix.

70. The reactor of claim 68 wherein said non-planar path comprises dual three dimensional helical paths.

71. The reactor of claim 68 wherein said non-planar path comprises:

first dual three dimensional helical paths constituting an inner portion; and

second dual concentric three dimensional helical paths constituting an outer portion concentric with said inner portion.

72. The reactor of claim 68 wherein said non-planar path comprises stacked spiral paths.

73. The reactor of claim 2 wherein said gas inlet system comprises a set of gas inlet ports through said semiconductor window electrode over said planar substrate.

74. The reactor of claim 73 further comprising:

a center gas feed top sealed onto an exterior surface of said semiconductor window electrode; and

a gas manifold formed between said center gas feed top and said semiconductor window electrode, said gas manifold encompassing said gas inlet ports.

75. The reactor of claim 74 further comprising:

a semiconductor baffle extending across said manifold and dividing said manifold into a pair of sub-manifolds, one of said sub-manifolds being adjacent said center gas feed top and the other of said sub-manifolds being adjacent said gas inlet ports; and

plural gas feed passages through said semiconductor baffle offset from said gas inlet ports.

76. The reactor of claim 1 further comprising a grounded Faraday shield layer between and insulated from said inductive antenna and said semiconductor window electrode.

77. The reactor of claim 76 wherein said semiconductor window electrode, said inductive antenna and said Faraday shield layer are all one of:

(a) dome-shaped;

(b) cylindrical.

78. The reactor of claim 1 wherein said semiconductor window electrode comprises silicon.

79. The reactor of claim 2 wherein said semiconductor electrode is within 1-20 centimeters of said planar substrate and is parallel therewith.

80. The reactor of claim 1 wherein:

said inductive antenna is outside said chamber; and

said semiconductor window electrode comprises a ceiling portion of said reactor enclosure.

81. The reactor of claim 1 wherein:

said reactor enclosure comprises a ceiling portion overlying said base;

said semiconductor window electrode is inside said chamber under said ceiling portion; and

said inductive antenna is inside said chamber on a side of said semiconductor window electrode opposite said base.

82. The reactor of claim 1 further comprising at least one of:

(a) a heat sink thermally coupled to said semiconductor window for controlling a temperature of said semiconductor window;

(b) a cold sink thermally coupled to said semiconductor window for controlling a temperature of said semiconductor window.

83. The reactor of claim 1 wherein said semiconductor window is comprised of a material containing silicon.

84. The reactor of claim 1 wherein said semiconductor windows is a scavenger for flourine.

85. The reactor of claim 1 wherein said gas inlet ports are generally confined to a center portion of said semiconductor window electrode.

86. The reactor of claim 73 wherein said gas inlet ports are located near a peripheral portion of said semiconductor window electrode.

87. The reactor of claim 1 wherein said semiconductor window electrode is segmented into sub-portions.

88. The reactor of claim 87 wherein said subportions are concentric.

89. The reactor of claim 87 wherein said subportions comprise:

a semiconductor window center disk; and

a semiconductor window peripheral annulus concentric with said center disk.

90. The reactor of claim 89 further comprising an RF power splitter connected to receive RF power from a single source and having a pair of RF power outputs connected, respective ones of said pair of RF power outputs being connected to said semiconductor window center disk and semiconductor window peripheral annulus.

91. The reactor of claim 89 wherein said semiconductor window disk and semiconductor window annulus are conformal with a dome shape.

92. The reactor of claim 17 wherein said semiconductor window electrode is segmented into concentric sub-portions comprising:

a semiconductor window center disk, and

a semiconductor window peripheral annulus concentric with said center disk.

93. The reactor of claim 41 wherein said semiconductor window electrode is segmented into concentric sub-portions comprising a semiconductor window center disk and a semiconductor window peripheral annulus concentric with said center disk, said reactor further comprising:

a second RF power splitter connected to receive RF power from a single source and having a pair of RF power outputs connected, respective ones of said pair of RF power outputs being connected to said semiconductor window center disk and semiconductor window peripheral annulus.

94. The reactor of claim 93 wherein said semiconductor window and said inductive antenna are one of:

(a) planar; and

(b) dome-shaped.

95. The reactor of claim 93 wherein said semiconductor window center disk is planar and said semiconductor window peripheral annulus comprises a cylindrical side wall.

96. The reactor of claim 89 further comprising an RF power splitter having a pair of RF power outputs connected, respectively, to said semiconductor window center disk and said base whereby to split RF power from a single source between said disk and said base.

97. The reactor of claim 96 wherein said semiconductor window peripheral annulus provides an RF return path.

98. The reactor of claim 97 wherein said semiconductor window is grounded.

99. The reactor of claim 96 wherein said semiconductor window and said inductive antenna are one of:

(a) planar; and

(b) dome-shaped.

100. A plasma reactor for processing a workpiece, said reactor comprising:

a reactor enclosure defining a chamber;

a base within said chamber for supporting said workpiece;

a semiconductor window electrode overlying said base; and

an inductive antenna adjacent a side of said semiconductor window electrode opposite said base;

wherein said inductive antenna is outside of said chamber; and

wherein said semiconductor window forms a portion of said reactor enclosure.

101. A plasma reactor for processing a planar substrate, said reactor comprising:

a reactor enclosure defining a processing chamber;

a base within said chamber for supporting said planar substrate during processing thereof;

a semiconductor window electrode overlying said base;

a gas inlet system comprising a set of gas inlet ports through said semiconductor window electrode over said planar substrate for admitting a plasma precursor gas into the portion of said chamber overlying said planar substrate;

an inductive antenna overlying said semiconductor window for coupling power into the interior of said chamber through said semiconductor window, said inductive antenna comprising:

(a) an inner antenna portion overlying a center of said planar substrate, and

(b) an outer antenna portion overlying a periphery of said planar substrate and electrically separated from said inner antenna portion so as to be separately controllable.

102. The reactor of claim 101 further comprising:

a power splitter having one output coupled to said inner antenna portion and another output coupled to said outer antenna portion, and an input for receiving power from a common source; and

a controller regulating said power splitter to apportion of RF power between said inner and outer antenna portions so as to optimize process uniformity across the surface of said planar substrate.

103. The reactor of claim 101 wherein said ceiling portion is one of:

(a) planar, and

(b) dome-shaped.

104. A plasma reactor for processing a planar substrate, said reactor comprising:

a reactor enclosure defining a processing chamber;

a base within said chamber for supporting said planar substrate during processing thereof;

a semiconductor window overlying said base, said semiconductor window comprising:

(a) an inner window portion overlying a center of said planar substrate, and

(b) an outer window portion overlying a periphery of said planar substrate and electrically separated from said inner window portion so as to be separately controllable;

an inductive antenna overlying said semiconductor window for coupling power into the interior of said chamber through said semiconductor window.

105. The reactor of claim 104 wherein said inductive antenna comprises:

(a) an inner antenna portion overlying a center of said planar substrate, and

(b) an outer antenna portion overlying a periphery of said planar substrate and electrically separated from said inner antenna portion so as to be separately controllable.

106. The reactor of claim 1 wherein said semiconductor window electrode comprises:

(a) an overlying top portion; and

(b) an encircling portion, said top and side portions of said semiconductor window electrode enclosing a processing region of said chamber for confining plasma over said workpiece.

107. The reactor of claim 106 wherein said encircling side portion extends from said top portion to said workpiece supporting base, said reactor further comprising:

a collar between said side portion and said base for constricting plasma flow between said side portion and said base by providing one of:

(a) a narrow passageway between said side portion and base,

(b) a meandering passageway between said side portion and base.

108. The reactor of claim 106 further comprising:

a heater thermally coupled to said semiconductor window electrode; and

a cold plate thermally coupled to said semiconductor window electrode.

109. The reactor of claim 106 further comprising:

a passageway abutting said encircling side portion of said semiconductor window electrode, said passageway comprising one of:

(a) a wafer slit valve aperture through said encircling side portion,

(b) a pumping annulus aperture near said base,

a pair of magnets in mutual facing relationship on opposite sides of said passageway.

110. The reactor of claim 109 wherein said passageway comprises a pumping annulus aperture, and wherein said semiconductor window side portion has a base edge forming a top boundary of said passageway, said reactor further comprising:

a semiconductor annulus generally surrounding said base and forming a bottom boundary of said passageway;

a pumping annulus proximal a periphery of said semiconductor window side portion;

a pump coupled to said pumping annulus; and

wherein said passageway extends from said processing region to said pumping annulus.

111. The reactor of claim 109 further comprising a protective encapsulation layer around each of said magnets.

112. The reactor of claim 110 further comprising a magnet cooler in thermal contact with at least one of said magnets.

113. The reactor of claim 109 further comprising a removable liner covering an interior surface of said pumping annulus.

114. The reactor of claim 113 further comprising a liner cooler in thermal contact with a removable liner.

115. The reactor of claim 106 wherein said gas inlet system comprises at least one gas inlet through said semiconductor window electrode.

116. The reactor of claim 115 wherein said plural gas inlets are independently controllable and overlie different radial locations of said workpiece for independently affecting plasma conditions over different radial locations of said workpiece.

117. The reactor of claim 116 wherein said inductive antenna comprises electrically separate sub-antenna portions proximal different respective radial locations of said workpiece.

118. The reactor of claim 106 wherein said overlying top portion of said semiconductor window electrode is generally flat and said end antenna is congruent therewith.

119. The reactor of claim 118 wherein said separate sub-antenna portions comprise:

an inner antenna winding overlying said top portion of said semiconductor window electrode and overlying a center portion of said workpiece; and

an outer annular antenna portion overlying said top portion of said semiconductor window and overlying a peripheral annular portion of said workpiece.

120. The reactor of claim 119 wherein said separate sub-antenna portions comprise:

a top antenna winding overlying said top portion of said semiconductor window electrode; and

a cylindrical side antenna winding wound around said side portion of said semiconductor window electrode.

121. The reactor of claim 119 wherein said separate semiconductor window electrode sections are proximal different respective radial locations of said workpiece.

122. The reactor of claim 119 wherein said separate semiconductor window sections comprise:

an inner disk top section;

an outer annulus top section.

123. The reactor of claim wherein said semiconductor window side portion joined with said outer annulus top section.

124. The reactor of claim 122 wherein said semiconductor window side portion is electrically separate from said outer annulus top section and comprises another one of said separate semiconductor window sections.

125. The reactor of claim 106 wherein said overlying top portion of said semiconductor window electrode is dome-shaped.

126. The reactor of claim 125 wherein said inductive antenna is congruent with said dome-shaped top portion of said semiconductor window.

127. The reactor of claim 124 wherein said dome-shaped top portion has a multi-radius dome shape having a maximum radius at its periphery and a minimum radius at its interior.

128. An RF plasma reactor chamber for processing a semiconductor wafer and comprising:

an all non-metallic enclosure for confining a plasma within a processing region overlying said wafer;

plural gas inlets through said enclosure;

wherein said plural inlets are independently controllable and proximal different radial locations of said workpiece for independently affecting plasma conditions over different radial locations of said workpiece; and

an inductive antenna wherein said inductive antenna comprises electrically separate sub-antenna portions proximal different respective radial locations of said workpiece.

129. The reactor of claim 128 wherein said separate sub-antenna portions comprise:

an inner antenna winding overlying said top portion of said enclosure and overlying a center portion of said workpiece; and

an outer annular antenna portion overlying said top portion of said enclosure and overlying a peripheral annular portion of said workpiece.

130. The reactor of claim 129 wherein said separate sub-antenna portions comprise:

a top antenna winding overlying said top portion of said enclosure; and

a cylindrical side antenna winding wound around said side portion of said enclosure.

131. The reactor of claim 128 wherein said enclosure comprises electrically separate sections comprising a center section and a side section and separate terminals for applying separate RF potentials to said separate sections of said enclosure.

132. The reactor of claim 131 wherein said separate enclosure sections are proximal different respective radial locations of said workpiece.

133. The reactor of claim 131 wherein said separate enclosure sections comprise:

an inner disk top section;

an outer annulus top section.

134. The reactor of claim 133 wherein said enclosure side portion joined with said outer annulus top section.

135. The reactor of claim 133 wherein said enclosure side portion is electrically separate from said outer annulus top section and comprises another one of said separate enclosure sections.

136. The reactor of claim 117 wherein said semiconductor window electrode comprises electrically separate sections comprising a center section and a side section and separate terminals for applying separate RF potentials to said separate sections of said semiconductor window electrode.

Patent Citations (108)

Patent	Date	Inventor	Cited By
US4123316(A)	1978-10-01	Tsuchimoto	Applicant
US4261762(A)	1981-04-01	King	Applicant
US4350578(A)	1982-09-01	Frieser et al.	Applicant
US4368092(A)	1983-01-01	Steinberg et al.	Applicant
US4371412(A)	1983-02-01	Nishizawa	Applicant
US4427516(A)	1984-01-01	Levinstein et al.	Applicant
US4427762(A)	1984-01-01	Takahashi et al.	Applicant
US4430547(A)	1984-02-01	Yoneda et al.	Applicant
US4457359(A)	1984-07-01	Holden	Applicant
US4512391(A)	1985-04-01	Harra	Applicant
US4565601(A)	1986-01-01	Kakehi et al.	Applicant
US4572759(A)	1986-02-01	Benzing	Applicant
US4579080(A)	1986-04-01	Martin et al.	Applicant
US4711698(A)	1987-12-01	Douglas	Applicant
US4755345(A)	1988-07-01	Baity, Jr. et al.	Applicant
US4756810(A)	1988-07-01	Lamont, Jr. et al.	Applicant
US4786352(A)	1988-11-01	Benzing	Applicant
US4786359(A)	1988-11-01	Stark et al.	Applicant
US4793897(A)	1988-12-01	Dunfield et al.	Applicant
US4793945(A)	1988-12-01	Siren	Applicant
US4795529(A)	1989-01-01	Kawasaki et al.	Applicant
US4807016(A)	1989-02-01	Douglas	Applicant
US4810935(A)	1989-03-01	Boswell	Applicant
US4828369(A)	1989-05-01	Hotomi	Applicant
US4842683(A)	1989-06-01	Cheng et al.	Applicant
US4844775(A)	1989-07-01	Keeble	Applicant
US4849675(A)	1989-07-01	Muller	Applicant
US4859908(A)	1989-08-01	Yoshida et al.	Applicant
US4870245(A)	1989-09-01	Price et al.	Applicant
US4918031(A)	1990-04-01	Flamm et al.	Applicant
US4948458(A)	1990-08-01	Ogle	Applicant
US4948750(A)	1990-08-01	Kausche et al.	Applicant
US4990229(A)	1991-02-01	Campbell et al.	Applicant
US5000113(A)	1991-03-01	Wang et al.	Applicant
US5006220(A)	1991-04-01	Hijikata et al.	Applicant
US5015330(A)	1991-05-01	Okumura et al.	Applicant
US5074456(A)	1991-12-01	Degner et al.	Applicant
US5085727(A)	1992-02-01	Steger	Applicant
US5122251(A)	1992-06-01	Campbell et al.	Applicant
US5169487(A)	1992-12-01	Langley et al.	Applicant
US5173412(A)	1992-12-01	Kiener et al.	Applicant
US5187454(A)	1993-02-01	Collins et al.	Applicant
US5203956(A)	1993-04-01	Hansen	Applicant
US5210466(A)	1993-05-01	Collins et al.	Applicant
US5226154(A)	1993-07-01	Kondoh	Applicant
US5241245(A)	1993-08-01	Barnes et al.	Applicant
US5249251(A)	1993-09-01	Egalon et al.	Applicant
US5258824(A)	1993-11-01	Carlson et al.	Applicant
US5276693(A)	1994-01-01	Long et al.	Applicant
US5277751(A)	1994-01-01	Ogle	Applicant
US5326404(A)	1994-07-01	Sato	Applicant
US5346578(A)	1994-09-01	Benzing et al.	Applicant
US5349313(A)	1994-09-01	Collins et al.	Applicant
US5392018(A)	1995-02-01	Collins et al.	Applicant
US5399237(A)	1995-03-01	Keswick et al.	Applicant
US5401350(A)	1995-03-01	Patrick et al.	Applicant
US5414246(A)	1995-05-01	Shapona	Applicant
US5421891(A)	1995-06-01	Campbell et al.	Applicant
US5423945(A)	1995-06-01	Marks et al.	Applicant
US5449432(A)	1995-09-01	Hanawa	Applicant
US5468341(A)	1995-11-01	Samukawa	Applicant
US5477975(A)	1995-12-01	Rice et al.	Applicant
US5529657(A)	1996-06-01	Ishii	Applicant
US5556501(A)	1996-09-01	Collins et al.	Applicant
US5599396(A)	1997-02-01	Sandhu	Applicant
US5607542(A)	1997-03-01	Wu et al.	Applicant
US5779849(A)	1998-07-01	Blalock	Applicant
US5824605(A)	1998-10-01	Chen et al.	Examiner
US5935373(A)	1999-08-01	Koshimizu	Applicant
US6077384(A)	2000-06-01	Collins et al.	Examiner
US6136140(A)	2000-10-01	Ishii et al.	Examiner
DE3942964	1991-06-01		Applicant
EP403418	1990-12-01		Applicant
EP413282	1991-02-01		Applicant
EP520519	1992-12-01		Applicant
EP552490	1993-07-01		Applicant
EP552491	1993-07-01		Applicant
EP596551	1994-05-01		Applicant
EP601468	1994-06-01		Applicant
EP641013	1995-03-01		Applicant
EP702391	1995-03-01		Applicant
EP651434	1995-05-01		Applicant
EP680072	1995-11-01		Applicant
EP710055	1996-05-01		Applicant
EP727807	1996-08-01		Applicant
EP727923	1996-08-01		Applicant
EP742577	1996-11-01		Applicant
EP756309	1997-01-01		Applicant
EP807952	1997-11-01		Applicant
EP892422	1999-01-01		Applicant
GB231197	1990-11-01		Applicant
JP55-9464	1980-01-01		Applicant
JP55-154582	1980-12-01		Applicant
JP57-155732	1982-09-01		Applicant
JP61-147531	1984-12-01		Applicant
JP61-91377	1986-05-01		Applicant
JP61-142744	1986-06-01		Applicant
JP62-7268	1987-01-01		Applicant
JP62-12129	1987-01-01		Applicant
JP62-249422	1987-10-01		Applicant
JP62-254428	1987-11-01		Applicant
JP63-9120	1988-01-01		Applicant
JP63-155728	1988-06-01		Applicant
JP64-15928	1989-01-01		Applicant
JP4-94121	1992-03-01		Applicant
WO91/10341	1991-07-01		Applicant
WO92/20833	1992-11-01		Applicant
WO97/08734	1997-03-01		Applicant

Non-Patent Literature (20)

Coburn, W.J., “Increasing the Etch Rate Ratio oSi02/Si in Fluorocarbon Plasma Etching,” IBM Technical Disclosure, vol. 19, No. 10, Mar. 1997.Applicant
Cook, J.M., Ibbatson, D.E., and Flamm, D.L., “Application of a low-pressure radio frequency discharge source to polysilicon gate etching,” J. Vac. Sci. Technol.. vol. B8, No. 1, Jan./Feb. 1990, pp. 1-5.Applicant
Horiike, Y., Kubota, K., Shindo, H., and Fukasawa, T., “High rate and highly selective Si02 etching employing inductively coupled plasma and discussion on reaction kinetics,” J. Vac. Sci. Technol., vol. 13, No.3, May/Jun. 1995, pp. 801-809.Applicant
Lee, H., Dong-II, Y., and Whang, J., “The effects of magnetic fields on a planar inductively coupled argon plasma,” Plasma Sources Sci. Technol., 5(1996), pp. 383-388.Applicant
Lieberman, M.A., and Ashida, S., “Global models of pulse-power-modulated high-density, low pressure discharges,” Plasma Sources Sci. Technol., 5(1996), pp. 145-158.Applicant
Matsuo, Seitaro, “Selective Ecthing of si02 Relative to Si by Plasma Reactive Sputter Etching,” J. Vac. Sc. Technology, vol. 17, No. 2, Mar.-Apr. 1980.Applicant
Oerhlein, G., and Lee, Y., “Reactive ion etching related Si surface residues and subsurface damage: Their relationship to fundamental etching mechanisms,” J. Vac. Sci. Technol., vol. 5, No. 4, Jul./Aug. 1987, pp. 1585-1594.Applicant
Perry, A.J., Vender, D., and Boswell, R.W., “The application of the helicon source to plasma processing,” J. Vac. Sci. Technol., vol. 9, No. 2, Mar./Apr. 1991, pp. 310-317.Applicant
Samukawa, S., and Ohtake, H., “Pulse-time Modulated Plasma Etching for Precise ULSI Patterning,” Abstract No. 162. Microelectrics Research Laboratories, NEC Corporation, Japan, May 1996, pp. 217-218.Applicant
Shibano, T., Fujiwara, N., Hirayama, M., Nagata, H., and Demizu, K., “Etching of Si02 by low energy CF+x and F+ ions,” Appl. Phys. Lett., vol. 63, No. 17, Oct. 25, 1993, pp. 2336-2338.Applicant
Suagi, H., and Nakamura, K., “Diagnostics and control of radicals in an inductively coupled etching reactor,” J. Vac. Sci. Technol., vol. 13, No. 3, May/Jun. 1995, pp. 8878-893.Applicant
Tynan, GR., Bailey III, A.D., Campbell, G.A., Charatan, R., de Chambrier, A., Gibson, G., Hemker, D.J., Jones, K., Kuthi, A., Lee, C., and Wilcoxson, M., “Characterization of an Azimuthally Symmetric Helicon Wave High Density Plasma Source,” Trikon Technologies, Inc., Japan, Jul. 1997.Applicant
European Patent Office Communication Pursuant to Article 96(2) and Rule 51(2) EPC for Application No. 94307307.2-2208, mailed Jan., 1996.Applicant
Patent Abstracts of Japan, Publication No. 11026433, Jan. 29, 1999 (Matsushita Electron Corp).Applicant
Patent Abstracts of Japan, Publication No. 57045927 A, Mar. 16, 1982 (Fujitsu Ltd).Applicant
Patent Abstracts of Japan, Publication No. 62052714 A, Mar. 7, 1987 (Olympus Optical Co., Ltd; Toagosei Chem Ind Co Ltd).Applicant
Patent Abstracts of Japan, Publication No. 06196446 A, Jul. 15, 1994 (NEC Corp).Applicant
Patent Abstracts of Japan, Publication No. 07288196 A, Oct. 31, 1995 (Tokyo Electron Ltd).Applicant
Patent Abstracts of Japan, Publication No. 08017799 A, Jan. 19, 1996 (Plasma Syst: KK).Applicant
Wolf, Stanley Ph.D. and Tauber, Richard Ph.D., “Silicon Processing for the VLSI Era,” vol. 1, Process Technology, California, 1986, pp. 568-572.Applicant

Abstract